2014 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE
FEBRUARY 9, 10, 11, 12, 13
CONFERENCE THEME:
SILICON SYSTEMS BRIDGING THE CLOUD
SAN FRANCISCO MARRIOTT MARQUIS HOTEL

New this Year:
PLENARY ROUNDTABLE ON THE FUTURE
CEO/VC PANEL ON THE FUTURE
ISSCC VISION STATEMENT

The International Solid-State Circuits Conference is the foremost global forum for presentation of advances in solid-state circuits and systems-on-a-chip. The Conference offers a unique opportunity for engineers working at the cutting edge of IC design and application to maintain technical currency, and to network with leading experts.

CONFERENCE TECHNICAL HIGHLIGHTS

On Sunday, February 9th, the day before the official opening of the Conference, ISSCC 2014 offers:

- A choice of up to 4 of a total of 10 Tutorials
- A choice of 1 of 2 all-day Advanced-Circuit-Design Forums

The 90-minute tutorials offer background information and a review of the basics in specific circuit-design topics. In the all-day Advanced-Circuit-Design Forums, leading experts present state-of-the-art design strategies in a workshop-like format. The Forums are targeted at designers experienced in the technical field.

On Sunday evening, there are two events: A Special-Topic Session entitled, “Data Centers to Support Tomorrow’s Cloud” will be offered starting at 8:00pm. In addition, the Student Research Preview, featuring short presentations followed by a poster session from selected graduate-student researchers from around the world will begin at 7:30 pm. Introductory remarks at the Preview will be provided by a Distinguished member of the solid-state circuit community.

On Monday, February 10th, ISSCC 2014 offers four plenary papers on the theme: “Silicon Systems Bridging the Cloud”. On Monday at 12:15 pm, there will be a Women's Networking Event, a luncheon. On Monday afternoon, there will be five parallel technical sessions, followed by a Social Hour open to all ISSCC attendees. The Social Hour, held in conjunction with the Book Display and Author Interviews, will also include a Demonstration Session, featuring posters and live demonstrations for selected papers from industry and academia. Monday evening will feature 6 distinguished researchers in a Plenary Roundtable discussion on “Next-Generation Networked Systems “Challenges for Silicon”.

On Tuesday, February 11th, there are five parallel technical sessions, both morning and afternoon. A Social Hour open to all ISSCC attendees will follow. The Social Hour, held in conjunction with the Book Display and Author Interviews. Tuesday evening sessions include two evening panels on “Anatomy of Innovation: Bug or Feature?”, and “Perspectives on the Future of Semiconductor Innovation”, as well as one Special-Topic Session on “Wearable Wellness Devices: Fashion, Health, and Informatics”.

On Wednesday, February 12th, there will be five parallel technical sessions, both morning and afternoon, followed by Author Interviews.

On Thursday, February 13th, ISSCC offers a choice of five all-day events:

- A Short Course on “Biomedical and Sensor Interface Circuits”

Registration for educational events on Sunday and Thursday will be filled on a first-come, first-served basis. Use of the ISSCC Web-Registration Site (http://www.isscc.org) is strongly encouraged. Registrants will be provided with immediate confirmation on registration for the Conference, Tutorials, Advanced-Circuit-Design Forums, and the Short Course.
# TABLE OF CONTENTS

<table>
<thead>
<tr>
<th>Tutorials</th>
<th>..................................................................................................................</th>
<th>4-7</th>
</tr>
</thead>
<tbody>
<tr>
<td>FORUMS</td>
<td>F1  Digitally Assisted Analog and Analog-Assisted Digital in High-Performance Scaled CMOS Process</td>
<td>8</td>
</tr>
<tr>
<td></td>
<td>F2  3D Stacking Technologies for Image Sensors and Memories</td>
<td>9</td>
</tr>
<tr>
<td>EVENING SESSIONS</td>
<td>ES1  Student Research Preview ..........................................................</td>
<td>10</td>
</tr>
<tr>
<td></td>
<td>ES2  Data Centers to Support Tomorrow’s Cloud</td>
<td>11</td>
</tr>
<tr>
<td>PAPER SESSIONS</td>
<td>1  Plenary Session</td>
<td>12-13</td>
</tr>
<tr>
<td></td>
<td>2  Ultra-High-Speed Wireline Transceivers and Techniques</td>
<td>14</td>
</tr>
<tr>
<td></td>
<td>3  RF Techniques</td>
<td>15</td>
</tr>
<tr>
<td></td>
<td>4  DC-DC Converters</td>
<td>16</td>
</tr>
<tr>
<td></td>
<td>5  Processors</td>
<td>17</td>
</tr>
<tr>
<td></td>
<td>6  Technologies for High-Speed Data Networks</td>
<td>18</td>
</tr>
<tr>
<td></td>
<td>7  Image Sensors</td>
<td>19</td>
</tr>
</tbody>
</table>

**Demonstration Session** ................................................................................................................. | 20 |

**EVENING SESSIONS** | EP1  Next-Generation Networked Systems: Challenges for Silicon ............... | 21 |

**PAPER SESSIONS** | 8  Optical Links and Copper PHYs ................................................................... | 22 |
|                    | 9  Low-Power Wireless                                                       | 23 |
|                    | 10 Mobile Systems-on-Chip (SoCs)                                            | 24 |
|                    | 11 Data Converter Techniques                                                | 25 |
|                    | 12 Sensors, MEMS and Displays                                                | 26 |
|                    | 13 Advanced Embedded Memory                                                  | 27 |
|                    | 14 Millimeter-Wave/Terahertz Techniques                                      | 28 |
|                    | 15 Digital PLLs                                                             | 29 |
|                    | 16 SoC Building Blocks                                                      | 29 |
|                    | 17 Analog Techniques                                                       | 30 |
|                    | 18 Biomedical Systems for Improved Quality of Life                          | 31 |

**Conference Timetable** .................................................................................................................. | 32-33 |

**EVENING SESSIONS** | ES3  Wearable Wellness Devices: Fashion, Health, and Informatics ............... | 34 |
|                    | EP2  Anatomy of Innovation: Bug or Feature?                                  | 34 |
|                    | EP3  Perspectives on the Future of Semiconductor Innovation                  | 35 |

**PAPER SESSIONS** | 19 Nonvolatile Memory Solutions                                               | 36 |
|                    | 20 Wireless Systems                                                         | 37 |
|                    | 21 Frequency Generation Techniques                                           | 38 |
|                    | 22 High-Speed Data Converters                                                 | 39 |
|                    | 23 Energy Harvesting                                                         | 40 |
|                    | 24 Integrated Biomedical Systems                                             | 41 |
|                    | 25 High-Bandwidth Low-Power DRAM and I/O                                     | 42 |
|                    | 26 Energy-Efficient Dense Interconnect                                       | 43 |
|                    | 27 Energy-Efficient Digital Circuits                                         | 44 |
|                    | 28 Mixed-Signal Techniques for Wireless                                      | 45 |
|                    | 29 Data Converters for Wireless Systems                                      | 45 |
|                    | 30 Technologies for Next-Generation Systems                                  | 46 |

**SHORT COURSE** | Biomedical and Sensor Interface Circuits .................................................. | 47-48 |

**FORUMS** | F3  Adaptive Design Techniques for Energy Efficiency ................................ | 49 |
|           | F4  mm-Wave Advances for Active Safety and Communication Systems ............ | 50 |
|           | F5  Low-Power Radios for Sensor Networks                                     | 51 |
|           | F6  Energy-Efficient I/O Design for Next-Generation Systems                  | 52 |

**Committees** .................................................................................................................................. | 53-57 |

**Conference Information** .............................................................................................................. | 58-61 |

**Conference Space Layout** ............................................................................................................. | 62 |
T1: Filtering in RF Transceivers

Filtering is a fundamental function performed by RF transceivers. This tutorial starts with a review of filtering requirements for modern RF receivers and presents a review of traditional and recently rediscovered filtering techniques. Design of passive switched-capacitor filters is covered in detail along with recently rediscovered N-path filters. Examples of filter designs are provided.

Instructor: Borivoje Nikolic

Borivoje Nikolic is a Professor of Electrical Engineering and Computer Science at the University of California, Berkeley and a Scientific Co-Director of the Berkeley Wireless Research Center. He received the Ph.D. degree from the University of California at Davis in 1999. Dr. Nikolic has received best paper awards at ISSCC, the Symposium on VLSI Circuits, the IEEE International SOI Conference, the European Solid-State Device Research Conference, and ACM/IEEE ISLPE.

T2: \( V_{\text{min}} \) Constraints and Optimization in VLSI Circuit Design

With growing demand for energy efficiency, the ability to achieve lower minimum operating voltages (\( V_{\text{min}} \)) will be a key enabler in future VLSI systems. \( V_{\text{min}} \) for a given design depends on factors such as performance and energy targets, variability margins, and package limitations, the relative importance of which can vary widely between applications. This tutorial reviews \( V_{\text{min}} \) constraints that are relevant to VLSI circuit designers and summarizes methods to overcome these issues to improve \( V_{\text{min}} \). Topics to be covered include \( V_{\text{min}} \) constraints and optimization techniques spanning frequency, functionality, package, energy/op, and reliability considerations.

Instructor: Leland Chang

Leland Chang received the Ph.D. degree in Electrical Engineering and Computer Sciences from the University of California, Berkeley and joined the IBM T. J. Watson Research Center in 2003, where he is now Manager of Design and Technology Solutions. His work focuses on power efficiency in high-performance systems, spanning the development of new technology elements, the design of high-performance memory and power management circuits, and the exploration of novel accelerator and memory system architectures. Key contributions include early demonstration of the FinFET structure for CMOS scaling, 8T-SRAM for voltage scaling in high-performance caches, high-speed register files with double-pumped access ports, and high-efficiency voltage conversion circuits using new passive device technologies. He is the author of 69 technical articles and 56 patents and is currently a member of the ISSCC technical program committee.

T3: 3D Integration, Power Delivery, and Contactless Interconnect by Near-Field Coupling

Data communication and power transfer by using near-field coupling have gained increasing attention as an attractive technology direction. With the recent introduction of standards for next-generation memory interfaces (Wide IO) and wireless power transfer (Qi), the commercial adoption of these technologies is progressing. Research on non-contact connectors using electromagnetic coupling has also started. In this tutorial, we introduce the basics of near-field coupling, together with circuit implementations, and applications to the following areas: (1) Wide IO for die stacking by inductive coupling (compared with TSV), (2) Power transfer by inductive coupling and magnetic resonant coupling, and (3) Connectors for reliable and compact assembly by electromagnetic coupling.

Instructor: Tadahiro Kuroda

Tadahiro Kuroda received the Ph.D. degree in Electrical Engineering from the University of Tokyo. In 1982, he joined Toshiba Corporation. In 2000, he moved to Keio University, where he has been a Professor since 2002. He was a Visiting MacKay Professor at the University of California, Berkeley in 2007. His research interests include low-power CMOS design, proximity communications and image recognition. He has published more than 200 papers, including 34 ISSCC papers, 21 VLSI Symposia papers, 19 CICC papers, and 16 A-SSCC papers. He wrote 22 books/chapters and filed >100 patents. He is an IEEE Fellow and an IEICE Fellow.
T4: Power-Optimized Processor Design

An increasing focus on design productivity is causing a gradual shift in the microprocessor design flow from custom design to synthesis-based methodologies. This reduces the power-optimization opportunities offered by previously developed custom-circuit-tuning techniques. This tutorial gives an overview of power-reduction techniques used in microprocessors, with a particular focus on digital design. It covers newly developed methodologies that emphasize broad design-space exploration to optimize designs for power at the structural level allowed by recent advances in the synthesis tools, and discusses the shift in the role and responsibilities of logic and circuit designers in the power-optimization efforts. In the summary, the tutorial shows how the power-optimization efforts across design disciplines come together in delivering a competitive product meeting power, performance and power-frequency limited yield goals.

Instructor: Victor Zyuban
Dr. Zyuban received a Ph.D. degree in Computer Science and Engineering from the University of Notre Dame. He joined the IBM T.J. Watson Research Center in 2000, where he is a Research Staff Member and manager. Within IBM, he is currently the pSeries server processor power lead. In this role, which he has held over the past 7 years, his responsibilities include leading the processor power-optimization and power-modeling flow, modeling the chip frequency and the Power-Frequency-Limited Yield (PFLY), as well as the chip power/frequency hardware-to-model correlation. Victor also leads several research projects in the area of low-power design at the IBM T.J. Watson Research Center. He has over 30 publications and more than 30 patents issued or filed.

T5: Peripheral Circuits for Analog-to-Digital Converters

The performance of modern analog-to-digital converters is often limited by the circuitry surrounding them. This tutorial explains how we measure analog-to-digital converters to ensure that we are not measuring the test equipment, and goes into detail on various circuit techniques often applied to ensure we get the best performance. I discuss topics ranging from DC precision to low-distortion RF. The digital side of an ADC often produces measurement artefacts and I describe common approaches to mitigate these issues. The firehose of data coming out of a GS/s ADC is a significant challenge when dealing with such devices. The tutorial helps both board-level engineers and chip designers to overcome issues that may limit circuit performance.

Instructor: Marco Corsi
Marco Corsi joined Texas Instruments in 1990. Shortly after, he designed breakthrough linear innovations including PCMCIA distribution switches, RS485 drivers, and custom PMICs for the then-new mobile phone industry. Marco led the high-speed ADC design group at Texas Instruments. He is responsible for many industry firsts including a 16b 200MS/s ADC as well as the first monolithic 12b 1GS/s ADC. He was elected TI Senior Fellow in 2013 and IEEE Fellow in 2012. Corsi earned a BA and MA from the University of Cambridge in England and holds 76 US patents.

T6: Analog Front-End Design for Gb/s Wireline Receivers

This tutorial introduces the design, analysis, and optimization of analog front-ends for state-of-the-art Gb/s wireline receivers. Specifically, the tutorial highlights key circuit/system requirements, tradeoffs, and gotchas inherent in the design of such receivers. In addition, the tutorial develops simple analytical formulas that accurately predict the power and performance characteristics of key circuit blocks such as continuous-time linear equalizers and decision-feedback equalizers.

Instructor: Elad Alon
Elad Alon received the Ph.D. degree in Electrical Engineering from Stanford University, Stanford, CA, in 2006. In 2007, he joined the University of California, Berkeley, where he is now an Associate Professor of Electrical Engineering and Computer Sciences, as well as a Co-Director of the Berkeley Wireless Research Center (BWRC). He has held consulting or visiting positions at Cadence, Xilinx, Wilocity, Oracle, Intel, AMD, Rambus, Hewlett Packard, and IBM.
Research. His research focuses on energy-efficient integrated systems, including the circuit, device, communication, and optimization techniques used to design them. He received the IBM Faculty Award in 2008, the 2009 Hellman Family Faculty Fund Award, and the 2010 UC Berkeley Electrical Engineering Outstanding Teaching Award, and has co-authored papers that received the 2010 ISSCC Jack Raper Award for Outstanding Technology Directions Paper, the 2011 Symposium on VLSI Circuits Best Student Paper Award, and the 2012 CICC Best Student Paper Award.

T7: Self-Adapting Design Techniques for Power-Constrained Processors

In today’s power-constrained processor designs, self-adaptive design techniques are essential to maximize the performance of a processor under growing variations in process, supply noise, clock skew, and activity. In addition, adaptive designs can reduce design-margin requirements and improve performance by avoiding the over-design that results from metric-based worst-case design methodologies. This tutorial overviews recent techniques for self-adapting design, from industry and academia. Emphasis is placed on various dynamic voltage- and frequency-scaling techniques that adapt to changes in supply noise and processor activities. It then discusses novel methods to improve yield by mitigating design guardband. The presentation reviews state-of-the-art circuit components necessary to implement these adaptive techniques.

Instructor: Jinuk Luke Shin
Jinuk Luke Shin has been with Oracle (formerly Sun Microsystems) since 2000. He is currently a Director of Hardware Development, responsible for circuit and physical design of next-generation SPARC processors. He has led design activities in technology, power distribution/management, clocking, memories, analog components, Si validation and chip integration for 8 SPARC processors. He received his M.S. degree from the University of Texas at Austin in 1995. Prior to joining Oracle, he was with Motorola, Austin from 1995 to 1997, where he was involved in the design of embedded flash memories for digital signal processors. From 1997 to 2000, he was with Hitachi Semiconductor America, San Jose, CA. His current research interest is in energy-efficient circuit and physical-design techniques and methodologies for high-end microprocessors. He is an author of 35 technical papers and holds 12 issued and pending U.S. patents. He serves as a member of the High-Performance Digital subcommittee of ISSCC.

T8: Interference-Robust CMOS Radio-Receiver Techniques

The radio spectrum is becoming more and more crowded, and radio receivers become interference-limited. As there is a demand for multimode flexible radio devices, traditional dedicated narrowband filtering no longer works. During the last decade, several new radio receiver architectures have been proposed that offer more flexibility than traditional receivers with dedicated fixed filtering, while maintaining good sensitivity and robustness to interference. Different names have been used to refer to these receivers: reconfigurable receiver, multiband receiver, wideband receiver, SAW-less receiver, software-defined radio receiver, or cognitive-radio receiver. These receivers all aim for a high dynamic range while relying less on fixed filters. This tutorial reviews several concepts, including: linearization techniques, noise and distortion cancelling, LNTAs followed by current-mode mixing, mixer-first receivers, frequency-translated filtering, harmonic rejection, and spatial interference rejection.

Instructor: Eric Klumperink
Eric Klumperink received his Ph.D. from Twente University in Enschede in 1997, where he is currently an Associate Professor, teaching Analog and RF CMOS IC Design. His research focus is on Cognitive Radio, Software-Defined Radio and Beamforming. Eric serves as Associate Editor for the Journal of Solid-State Circuits and is a TPC member of ISSCC and RFIC. He holds several patents, has authored or co-authored more than 180 international refereed journal and conference papers, and is a co-recipient of the ISSCC 2002 and the ISSCC 2009 Jan Van Vessem Outstanding Paper Award.
T9: Charge Pump and Capacitive DC-DC Converter Design

Capacitive charge pumps are gaining popularity due to their ease of integration and low EM radiation. Recent research and advances in process technology enable highly efficient, fully integrated DC-DC converters. After an overview of the application field for charge pumps, the tutorial overviews basic structures: the Dickson QP, the basic voltage doubler and the ladder converter, discussing their functionality and their components. Step-up and step-down converters are presented together with techniques to generate different voltage ratios. Advanced topics include ripple reduction by multiphase charge pumps, load and line regulation, control-loop design and design methodologies for optimal efficiency including reducing the influence of device parasitics.

Instructor: Tim Piessens

Tim Piessens received a Ph.D. degree in 2003 from the University of Leuven. From 1998 to 2003, he was a research assistant at the ESAT-MICAS laboratories under the supervision of Prof. Steyaert. His main research focus was on nonlinear system design and more specific line drivers for xDSL applications. In 2004, Tim cofounded ICsense as a spin-off of the University of Leuven. He works as CTO in the company, with a strong focus on analog and high-voltage IC design. He has authored several ISSCC and JSSC papers and holds several patents.

T10: Design of Physical-to-Digital Converters

Modern electronic systems employ increasing numbers of sensors to gather information about the physical world around us. This information, which is inherently non-electrical and analog in nature, needs to be digitized, often with increasingly demanding requirements on accuracy and power efficiency. This tutorial presents an integral approach to designing suitable physical-to-digital converters that goes beyond the conventional approach of combining a sensor, front-end circuit and ADC in terms of accuracy and efficiency. Approaches for embedding sensors into data-converter architectures are presented, including ratiometric charge-balancing architectures and architectures that exploit feedback around the sensor. The need for suitable references and approaches for calibration and correction for cross-sensitivity are addressed. These concepts are illustrated using case studies of state-of-the-art temperature-to-digital, humidity-to-digital, flow-to-digital and light-intensity-to-digital converters.

Instructor: Michiel Pertijs

Michiel Pertijs is an Associate Professor at Delft University of Technology, where he heads a research group working on low-power integrated circuits for medical ultrasound and energy-efficient smart sensors. Prior to this, he was with imec / Holst Centre, and with National Semiconductor, where he designed precision operational amplifiers and instrumentation amplifiers. He has authored or co-authored one book, three book chapters, 11 patents, and over 50 technical papers. He is a program committee member of ISSCC, ESSCIRC, and the IEEE Sensors Conference. He received the ISSCC 2005 Jack Kilby Award and the JSSC 2005 Best Paper Award.

TUTORIALS Sunday February 9th
Digitally assisted analog and analog-assisted digital techniques are increasingly needed in future circuit and system designs, as FinFET and FD-SOI replace planar CMOS technology at the advanced process nodes of 20nm and beyond. The intrinsic features of these new devices are lowering the barrier between the analog and the digital worlds, allowing unprecedented performance to be achieved by assisting digital circuits with analog techniques (e.g. body bias) or by assisting analog circuits with digital techniques (e.g. calibration and run-time control). The objective of the forum is to discuss practical design considerations in high-performance scaled CMOS processes, established circuit techniques that take advantage of scaled CMOS process technology in analog, digital, RF and SoC designs, and an outlook for the future in the context of challenges and solutions.

The forum covers, on one hand, advances in technology, by introducing features and challenges of FinFET and FD-SOI devices and comparing their performance, while, on the other hand, it discusses advances in both analog and digital design enabled by scaled process technologies, in different application fields, ranging from RF to data converters, microprocessors, and mobile SoC.

### Agenda

<table>
<thead>
<tr>
<th>Time</th>
<th>Topic</th>
</tr>
</thead>
<tbody>
<tr>
<td>8:00</td>
<td>Breakfast</td>
</tr>
<tr>
<td>8:20</td>
<td>Introduction by the Chair</td>
</tr>
<tr>
<td>8:30</td>
<td>FDSoI Technology for High-Performance and Low-Power Circuit Design,</td>
</tr>
<tr>
<td></td>
<td>Nicolas Planes, STMicroelectronics, Crolles, France</td>
</tr>
<tr>
<td>9:20</td>
<td>FinFET Technology for High-Performance Circuit Design,</td>
</tr>
<tr>
<td></td>
<td>Tatsuya Ohguro, Toshiba, Yokohama, Japan</td>
</tr>
<tr>
<td>10:10</td>
<td>Break</td>
</tr>
<tr>
<td>10:35</td>
<td>Digitally Assisted Analog Design Enables Mobile SoC Evolution,</td>
</tr>
<tr>
<td></td>
<td>Todd Brooks, Broadcom, Irvine, CA</td>
</tr>
<tr>
<td>11:25</td>
<td>Analog-Assisted Digital Design in Mobile SoCs,</td>
</tr>
<tr>
<td></td>
<td>Martin Saint-Laurent, Qualcomm, Austin, TX</td>
</tr>
<tr>
<td>12:15</td>
<td>Lunch</td>
</tr>
<tr>
<td>13:20</td>
<td>Charge-Steering Techniques for Gigahertz Analog and Digital Circuits,</td>
</tr>
<tr>
<td></td>
<td>Behzad Razavi, University of California, Los Angeles, CA</td>
</tr>
<tr>
<td>14:10</td>
<td>Digitally Assisted Data Converter Techniques,</td>
</tr>
<tr>
<td></td>
<td>Ian Galton, University of California, San Diego, CA</td>
</tr>
<tr>
<td>15:00</td>
<td>Break</td>
</tr>
<tr>
<td>15:20</td>
<td>Digitally Intensive CMOS Transmitters,</td>
</tr>
<tr>
<td></td>
<td>Mark Ingels, imec, Leuven, Belgium</td>
</tr>
<tr>
<td>16:10</td>
<td>Multi-band Radios in Deep-Scaled CMOS by Using On-Chip Self-Healing</td>
</tr>
<tr>
<td></td>
<td>Algorithm and Digitally Controlled Artificial Dielectric,</td>
</tr>
<tr>
<td></td>
<td>Frank Chang, University of California, Los Angeles, CA</td>
</tr>
<tr>
<td>17:00</td>
<td>Closing Remarks</td>
</tr>
</tbody>
</table>
Three-dimensional (3D) stacking integration is offering many product benefits to SoC and memory: performance enhancements, product miniaturization and cost reduction. Besides image sensors featuring 3D stacking of a specialized image sensor layer on the top of a deep submicron digital CMOS have just come to the market. The objective of this forum is to present applications and details of process integration, device techniques, circuits and system featuring 3D stacking integration. This will start with an overview of 3D stacking ICs, followed by a system perspective with scaling the memory wall. The next two talks will discuss challenges for power reduction with wide memory bandwidth, and performance gains through advanced packaging and chip stacking. This is followed by two talks covering challenges for foundry-specific issues and impact on device performance. The last two talks highlight how to integrate an imaging device on an SoC layer: technical issues and phenomenon of 3D stacked image sensor products, and evolution of 3D integration for imaging system.

### Agenda

<table>
<thead>
<tr>
<th>Time</th>
<th>Topic</th>
</tr>
</thead>
<tbody>
<tr>
<td>08:00</td>
<td>Breakfast</td>
</tr>
<tr>
<td>08:20</td>
<td>Introduction</td>
</tr>
<tr>
<td></td>
<td>Yusuke Oike, Sony, Kanagawa, Japan</td>
</tr>
<tr>
<td>08:30</td>
<td>3D System Module with Stacked Image Sensors, Stacked Memories and Stacked Processors on a Si Interposer</td>
</tr>
<tr>
<td></td>
<td>Mitsumasa Koyanagi, Tohoku University, Sendai, Japan</td>
</tr>
<tr>
<td>09:20</td>
<td>Scaling the Memory Wall with 3D-IC: A System Perspective</td>
</tr>
<tr>
<td></td>
<td>Shih-Lien Lu, Intel, Hillsboro, Oregon</td>
</tr>
<tr>
<td>10:10</td>
<td>Break</td>
</tr>
<tr>
<td>10:35</td>
<td>3D-TSV Integration of Memory and SoC for Low Power Applications</td>
</tr>
<tr>
<td></td>
<td>Ho-Kyu Kang, Samsung Electronics, Hwasung, Korea</td>
</tr>
<tr>
<td>11:25</td>
<td>Orthogonal Scaling - the Role of Packaging and 3D Integration</td>
</tr>
<tr>
<td></td>
<td>Subramanian Iyer, IBM, Hopewell Junction, New York</td>
</tr>
<tr>
<td>12:15</td>
<td>Lunch</td>
</tr>
<tr>
<td>13:20</td>
<td>Challenges and Opportunities of 3D Chips Stacking - A Foundry’s Perspective</td>
</tr>
<tr>
<td></td>
<td>Douglas Yu, TSMC, Hsinchu, Taiwan</td>
</tr>
<tr>
<td>14:10</td>
<td>3D System Integration – Mitigating the Impact on CMOS Device Performance</td>
</tr>
<tr>
<td></td>
<td>Eric Beyne, imec, Leuven, Belgium</td>
</tr>
<tr>
<td>15:00</td>
<td>Break</td>
</tr>
<tr>
<td>15:20</td>
<td>3D Stacked CMOS Image Sensor Exmor RS™</td>
</tr>
<tr>
<td></td>
<td>Taku Umebayashi, Sony, Kanagawa, Japan</td>
</tr>
<tr>
<td>16:10</td>
<td>Evolution of 3D Integration for CMOS Image Sensor Cameras</td>
</tr>
<tr>
<td></td>
<td>Lindsay Grant, STMicroelectronics, Edinburgh, United Kingdom</td>
</tr>
<tr>
<td>17:30</td>
<td>Closing Remarks (Chair)</td>
</tr>
</tbody>
</table>
The Student Research Preview (SRP) will highlight selected student research projects in progress. The SRP consists of 23 one-minute presentations followed by a Poster Session, by graduate students from around the world, which have been selected on the basis of a short submission concerning their on-going research. Selection is based on the technical quality and innovation of the work. This year, the SRP will be presented in three sessions: Data Converters and RF/MMICs; Circuits and Systems for Bio-medical Applications and Analog Techniques; Digital, Imagers, and Si Photonics.

The Student Research Preview will begin with a brief talk by a Distinguished member of the solid-state circuit community. These remarks are scheduled for Sunday, February 9th, starting at 7:30 pm. SRP is open to all ISSCC registrants.

Chair: Jan Van der Spiegel  
University of Pennsylvania, USA

Co-Chair: SeongHwan Cho  
KAIST, Korea

Co-Chair: Marian Verhelst  
Kath. University of Leuven, Belgium

Secretary: Tsung-Hsien Lin  
National Taiwan University, Taiwan

Advisor: Kenneth C. Smith  
University of Toronto, Canada

Media/Publications: Laura Fujino  
University of Toronto, Canada

A/V: John Trnka  
Rochester, MN

COMMITTEE MEMBERS

Bryan Ackland  
Stevens Institute of Technology, USA

Bevan Baas  
University of California, Davis, USA

Andrea Baschirotto  
University of Milan-Bicocca, Italy

Jean-Baptiste Begueret  
IMS Labs, France

William Bowhill  
Intel, USA

Brian Lum Shue Chan  
Texas Instruments, USA

SeongHwan Cho  
KAIST, Korea

Denis Daly  
Maxim Integrated, USA

Andreas Demosthenous  
University College London, UK

Vincent Gaudet  
University of Waterloo, Canada

Makoto Ikeda  
University of Tokyo, Japan

Takayuki Kawahara  
Hitachi, Japan

Jaeha Kim  
Seoul National University, Korea

Tsung-Hsien Lin  
National Taiwan University, Taiwan

Shen-Iuan Liu  
National Taiwan University, Taiwan

Dejan Markovic’  
University of California, Los Angeles, USA

Akira Matsuzawa  
Tokyo Institute of Technology, Japan

Shahriar Mirabbasi  
University of British Columbia, Canada

Tinoosh Mohsenin  
Univ. of Maryland, USA

Kostas Pagiamtzis  
Semtech, Canada

Patrick Reynaert  
K.U. Leuven, Belgium

Bing Sheu  
TSMC

Sameer Sonkusale  
Tufts University, USA

Jan Van der Spiegel  
University of Pennsylvania, USA

Marian Verhelst  
Kath. University of Leuven, Belgium

Zhihua Wang  
Tsinghua University, P.R. China

Jeff Weldon  
Carnegie Mellon University, USA
With the rise of cloud computing and Big Data, data centers are an important counterpoint to rapid growth in the mobile market. Building cost-effective, efficient computing infrastructures is a challenge that starts with technologies that ISSCC knows so well (processors, I/O, memory, etc.), but also encompasses system and customer-centric issues such as cooling, power delivery, and total cost of ownership. An outlook on the future of data centers will be discussed, including recent trends such as open source models, energy-proportional computing, disaggregation, and software-defined data centers will be discussed as they pertain to the ISSCC community.

**Time** | **Topic**
--- | ---
8:00 | **Today’s Big (data) Is Small**  
Steve Pawlowski, Intel, Hillsboro, OR

8:30 | **Healthcare in the Big Data Era**  
Yasunori Kimura, Fujitsu, Sunnyvale, CA

9:00 | **Evolution of ARM Technology Towards the Data Center**  
John Goodacre, ARM, United Kingdom

9:30 | **Landheld Computing**  
Luiz André Barroso, Google, Mountain View, CA

10:05 | **Conclusion**
Almost all electronic systems are energy-limited, from the computers in your Bluetooth headset, to the ones that answer the questions that you type into Google. Performance optimization drove us to this energy limit, even before the energy scaling of gates slowed down. Now that gate energy is scaling slowly, the problem is even worse. While previous energy limits were overcome by changing technology (tubes, transistors, CMOS) I will explain why we can not count on technology saving the day this time.

We next look at making a modern web-server farm more efficient. As CPUs have improved, memory and I/O-system energy dominate. While reducing this energy is possible, this fact raises the question of how ASICs can be 1000× more efficient than processors, if memory energy dominates. Their secret lies in the ASIC’s choice of applications: those that have many short-integer operations and extremely local storage. The rest of the presentation will explain how we have leveraged this insight, both to create a programmable unit with ASIC efficiencies, and to bound the amount of compute specialization needed to create energy-efficient hardware for other classes of applications.

Two key enablers for distributed web services, or Cloud 1.0, are clients such as smartphones and tablets, and connectivity. To satisfy growing computing requirements, mobile CPU clock frequencies have exceeded GHz. However, the technology will soon hit a frequency wall beyond which cost becomes prohibitively high. Thus, mobile clients are rapidly moving to multi-core CPU and GPU structures to enable consumer applications and mobile human-interface devices (HIDs), with system-adaptive power management, thermal throttling, and heterogeneous multi-processing, for optimal performance and energy efficiency within thermal limits. On the other hand, while wired communication, LAN, and WAN, all drove Cloud 1.0, it is wireless WAN technology that enabled users to stay connected anywhere at anytime. Soon, Cloud 1.0 will morph into Cloud 2.0, heralding the ubiquitous era where the central cloud will be distributed into personal (e.g., Smartphone, Tablet), home (e.g., Smart-TV), and local clouds. The insatiable computation need, coupled with the explosion of Internet-of-Things (IoT) devices and distributed clouds, demands orders-of-magnitude higher bandwidth for better user experience. But, with the constraints of portable-device form factor and limited battery-technology improvement, the energy and thermal gaps present major technical challenges. To overcome these challenges, many innovations are desperately needed to enable the ubiquitous Cloud 2.0 ecosystem which promises to provide ample possibilities to enhance and enrich everyone’s life.
1.3 How Chips Pave the Road to the Higgs Particle and the Attoworld Beyond
Erik H.M. Heijne, Instrumentation Physicist, CERN PH Department, Geneva, Switzerland, also with IEAP Czech Technical University Prague & Nikhef Amsterdam

Fundamental research on elementary constituents of matter needs ever-higher energies, and sophisticated instrumentation. Segmented low capacitance silicon PIN diode sensors and CMOS circuits have proved essential to the recent discovery of the Higgs boson at the CERN Large Hadron Collider (LHC). Custom ICs provided a paradigm shift in experimental techniques, permitting event imaging and selection at unprecedented rates. Four experiments at the Collider act as giant cameras, each taking 40 million 3D pictures per second. In the largest experiment six concentric subsystems with ~500 million sensor elements allow precise localization of thousands of particles per collision. The readout chips need adequate timing, noise, power and matching performance and must be radiation tolerant. The Worldwide LHC Computing Grid (WLCG) enabled quick analysis of the massive data volume. This presentation describes how custom VLSI chips combined with silicon detectors contribute to our understanding of Nature.

1.4: The Next Generation of Networked Experiences
Susie Wee, Vice President & Chief Technology Officer of Networked Experiences, Cisco, San Jose, CA

The evolution of network technology has enabled impressive networked experiences, ranging from connected mobile context-aware experiences to those provided by large-screen interactive immersive video displays. The rapid pace of innovation and the trends in consumerization have made these experiences affordable and widely available, greatly increasing end users’ expectations. In the years ahead, networks will undergo the greatest architectural transition seen in the past two decades, with the advent of software-defined networks, big data, and the internet of things. By taking an experience-driven approach to this architectural shift, we can understand the network and technology requirements for the underlying compute and network infrastructure, client devices, and sensors and the interaction of applications with the network. In this presentation, I will discuss the next generation of networked experiences and the technology innovations that will be needed in the years to come.
### Ultra-High-Speed Wireline Transceivers and Techniques

**Session Chair:** Ken Chang, Xilinx, San Jose, CA  
**Associate Chair:** Koichi Yamaguchi, Renesas Electronics, Kawasaki, Japan

<table>
<thead>
<tr>
<th>Time</th>
<th>Title</th>
<th>Authors</th>
</tr>
</thead>
<tbody>
<tr>
<td>2:00 PM</td>
<td>A 780mW 4×28Gb/s Transceiver for 100GbE Gearbox PHY in 40nm CMOS</td>
<td>U. Singh, A. Garg, B. Raghavan, N. Huang, H. Zhang, Z. Huang, A. Momtaz, J. Cao</td>
</tr>
<tr>
<td>2:30 PM</td>
<td>60Gb/s NRZ and PAM4 Transmitters for 400GbE in 65nm CMOS</td>
<td>P-C. Chiang¹,², H-W. Hung¹, H-Y. Chu¹, G-S. Chen¹, J. Lee¹,²</td>
</tr>
<tr>
<td>3:00 PM</td>
<td>Break</td>
<td></td>
</tr>
<tr>
<td>3:15 PM</td>
<td>A 25Gb/s 5.8mW CMOS Equalizer</td>
<td>J. W. Jung, B. Razavi</td>
</tr>
<tr>
<td>3:45 PM</td>
<td>A 0.25pJ/b 0.7V 16Gb/s 3-Tap Decision-Feedback Equalizer in 65nm CMOS</td>
<td>R. Bai¹, S. Palermo², P. Y. Chiанг³</td>
</tr>
<tr>
<td>4:15 PM</td>
<td>A 5.67mW 9Gb/s DLL-Based Reference-less CDR with Pattern-Dependent Clock-Embedded Signaling for Intra-Panel Interface</td>
<td>D. H. Baek¹,², B. Kim¹, H-J. Park¹, J-Y. Sim¹</td>
</tr>
<tr>
<td>4:30 PM</td>
<td>A Coefficient-Error-Robust FFE TX with 230% Eye-Variation Improvement Without Calibration in 65nm CMOS Technology</td>
<td>S. Han, S. Lee, M. Choi, J-Y. Sim, H-J. Park, B. Kim</td>
</tr>
<tr>
<td>4:45 PM</td>
<td>A Pulse-Position-Modulation Phase-Noise-Reduction Technique for a 2-to-16GHz Injection-Locked Ring Oscillator in 20nm CMOS</td>
<td>J-C. Chien¹, P. Upadhyaya¹, H. Jung², S. Chen², W. Fang², A. M. Niknejad³, J. Savo³, K. Chang³</td>
</tr>
<tr>
<td>5:00 PM</td>
<td>A Background Calibration Technique to Control Bandwidth in Digital PLLs</td>
<td>G. Marzin, S. Levantino, C. Samori, A. L. Lacaita</td>
</tr>
<tr>
<td>5:15 PM</td>
<td>Conclusion</td>
<td></td>
</tr>
</tbody>
</table>

---

1. National Taiwan University, Taipei, Taiwan  
2. Atilia Technology, Taipei, Taiwan  
3. Oregon State University, Corvallis, OR; Texas A&M University, College Station, TX  
4. Fudan University, Shanghai, China  
5. Pohang University of Science and Technology, Pohang, Korea  
6. Samsung Electronics, Yongin, Korea  
7. University of California, Berkeley, CA  
8. Xilinx, San Jose, CA
SESSION 3 | Monday February 10th, 1:30 PM

RF Techniques

Session Chair: Masoud Zargari, Qualcomm-Atheros, Irvine, CA
Associate Chair: Tae Wook Kim, Yonsei University, Seoul, Korea

3.1 Polar Antenna Impedance Detection and Tuning for Efficiency

Improvement in a 3G/4G CMOS Power Amplifier

S. Kousai, K. Onizuka, T. Yamaguchi, Y. Kuriyama, M. Nagaoka
Toshiba, Kawasaki, Japan

1:30 PM

3.2 A 1.95GHz Fully Integrated Envelope Elimination and Restoration

CMOS Power Amplifier with Envelope/Phase Generator and Timing Aligner for WCDMA and LTE

1Fujitsu Laboratories, Kawasaki, Japan
2Fujitsu Semiconductor, Yokohama, Japan

2:00 PM

3.3 A Transformer-Coupled True-RMS Power Detector in 40nm CMOS

B. Francois, P. Reynaert, KU Leuven, Leuven, Belgium

2:30 PM

3.4 A Dual-Mode Transformer-Based Doherty LTE Power Amplifier

in 40nm CMOS

E. Kaymakst, P. Reynaert, KU Leuven, Leuven, Belgium

2:45 PM

Break

3:00 PM

3.5 A 1.0-to-2.5GHz Beamforming Receiver with Constant-Gm Vector Modulator Consuming < 9mW per Antenna Element in 65nm CMOS

M. C. Soer, E. A. Klumperink, B. Nauta, F. E. van Vliet
1University of Twente, Enschede, The Netherlands
2TNO Science and Industry, The Hague, The Netherlands

3:15 PM

3.6 A Noise-Cancelling Receiver with Enhanced Resilience to Harmonic Blockers

D. Murphy, H. Darabi, H. Xu, Broadcom, Irvine, CA

3:30 PM

3.7 A Fully Integrated TV Tuner Front-End with 3.1dB NF, >+31dBm OIP3, >83dB HRR3/5 and >68dB HRR7

I-Y. Lee, S-S. Lee, D. Im, S. Kim, J. Cho, S-G. Lee, J. Ko
1KAIST, Daejeon, Korea
2University of Texas, Dallas, Richardson, TX
3PHYCHIPS, Daejeon, Korea

3:45 PM

3.8 A Fully Integrated Highly Reconfigurable Discrete-Time Super-Heterodyne Receiver

M. Tohidian, I. Madadi, R. B. Staszewski
Delft University of Technology, Delft, The Netherlands

4:15 PM

3.9 An RF-to-BB Current-Reuse Wideband Receiver with Parallel N-Path Active/Passive Mixers and a Single-MOS Pole-Zero LPF

F. Lin, P-I. Mak, R. Martins
1University of Macau, Macao, China
2UMTEC, Macao, China
3Instituto Superior Tecnico, Lisbon, Portugal

4:45 PM

Conclusion

5:00 PM
SESSION 4 Monday February 10th, 1:30 PM

DC-DC Converters
Session Chair: Wing-Hung Ki, Hong Kong University of Science and Technology, Hong Kong, Hong Kong
Associate Chair: Christoph Sandner, Infineon Technologies, Villach, Austria

4.1 A 3-Phase Digitally Controlled DC-DC Converter with 88% Ripple Reduced 1-Cycle Phase Adding/Dropping Scheme and 28% Power Saving CT/DT Hybrid Current Control
C. K. Teh, A. Suzuki, M. Yamada, M. Hamada, Y. Unekawa
Toshiba, Kawasaki, Japan
1:30 PM

4.2 A 6A 40MHz Four-Phase ZDS Hysteretic DC-DC Converter with 118mV Droop and 230ns Response Time for a 5A/5ns Load Transient
M. K. Song, J. Sankman, D. Ma
University of Texas, Dallas, Richardson, TX
2:00 PM

4.3 An 87%-Peak-Efficiency DVS-Capable Single-Inductor 4-Output DC-DC Buck Converter with Ripple-Based Adaptive Off-Time Control
D. Lu, Y. Qian, Z. Hong
Fudan University, Shanghai, China
2:30 PM

Break
3:00 PM

4.4 A 10/30MHz Wide-Duty-Cycle-Range Buck Converter with DDA-Based Type-III Compensator and Fast Reference-Tracking Responses for DVS Applications
L. Cheng, Y. Liu, W-H. Ki
Hong Kong University of Science and Technology, Hong Kong, China
3:15 PM

4.5 A 2-Phase Resonant Switched-Capacitor Converter Delivering 4.6W at 0.64W/mm² with over 82% Efficiency
K. Kesarwani, R. Sanguan, J. T. Stauth
Dartmouth College, Hanover, NH
3:45 PM

4.6 An 85%-Efficiency Fully Integrated 15-Ratio Recursive Switched-Capacitor DC-DC Converter with 0.1-to-2.2V Output Voltage Range
L. G. Salem, P. P. Mercier
University of California, San Diego, La Jolla, CA
4:15 PM

4.7 A Sub-ns Response On-Chip Switched-Capacitor DC-DC Voltage Regulator Delivering 3.7W/mm² at 90% Efficiency Using Deep-Trench Capacitors in 32nm SOI CMOS
T. M. Andersen¹,², F. Krismer¹, J. W. Kolar¹, T. Toifi⁴, C. Menolfi³, L. Kull², T. Morf², M. Kossel², M. Brändli², P. Buchmann², P. A. Francese²
¹ETH, Zurich, Switzerland
²IBM Research, Rüschlikon, Switzerland
4:45 PM

4.8 3-Phase 6/1 Switched-Capacitor DC-DC Boost Converter Providing 16V at 7mA and 70.3% Efficiency in 1.1mm³
R. Karadi, G. Villar Pique
NXP Semiconductors, Eindhoven, The Netherlands
5:00 PM

Conclusion
5:15 PM
SESSION 5                           Monday February 10th, 1:30 PM

Processors

Session Chair: Atsuki Inoue, Fujitsu, Kawasaki, Japan
Associate Chair: Christopher Gonzalez, IBM, Poughkeepsie, NY

5.1 POWER8™: A 12-Core Server-Class Processor in 22nm SOI
1:30 PM
with 7.6Tb/s Off-Chip Bandwidth
E. J. Fluhr1, J. Friedrich1, D. Drepș1, V. Zyuban2, G. Stilf3, C. Gonzales4, A. Hall4,
D. Hogenmiller5, F. Malgioglio6, R. Nett1, J. Paredes1, J. Pille2, D. Plass2, R. Purz2,
1IBM STG, Austin, TX; 2IBM T. J. Watson, Yorktown Heights, NY
3IBM, Raleigh, NC; 4IBM STG, Poughkeepsie, NY
5IBM STG, Boeblingen, Germany

5.2 Distributed System of Digitally Controlled Microregulators
2:00 PM
Enabling Per-Core DVFS for the POWER8™ Microprocessor
Z. Toprak-Deniz1, M. Sperling2, J. Bulzacchelli2, G. Stilf2, R. Kruse1,
S. Kim1, D. Boerstler1, T. Glocleker1, R. Robertazzi2, K. Stawiasz2,
T. Diemaz1, G. English2, D. Huf1, P. Muench2, J. Friedrich1
1IBM, Yorktown Heights, NY; 2IBM, Poughkeepsie, NY; 3IBM, Raleigh, NC
4IBM, Austin, TX; 5IBM, Boeblingen, Germany

5.3 Wide-Frequency-Range Resonant Clock with On-the-Fly Mode
2:15 PM
Changing for the POWER8™ Microprocessor
P. Restle1, D. Shan2, D. Hogenmiller2, Y. Kim2, D. Drake3, J. Hibbleter3,
T. Bucelot3, G. Stilf4, K. Jenkins4, J. Friedrich3
1IBM Research, Yorktown Heights, NY; 2IBM STG, Austin, TX
3IBM Research, Austin, TX; 4IBM STG, Raleigh, NC

5.4 Ivytown: A 22nm 15-Core Enterprise Xeon® Processor Family
2:30 PM
S. Rusu, H. Muljono, D. Ayers, S. Tam, W. Chen, A. Martin, S. Li,
S. Vora, R. Varada, E. Wang
Intel, Santa Clara, CA

Break
3:00 PM

5.5 Steamroller: An x86-64 Core Implemented in 28nm Bulk CMOS
3:15 PM
K. Gillespie1, H. R. Fair III1, C. Henrion2, R. Jotwani3, S. Kosonocky2,
R. S. Orefice1, D. A. Priore1, J. White1, K. Wilcox2
1AMD, Boxborough, MA; 2AMD, Fort Collins, CO; 3AMD, Austin, TX

5.6 Adaptive Clocking System for Improved Power Efficiency in a 28nm
3:45 PM
x86-64 Microprocessor
A. Grenat1, S. Pant1, R. Rachala1, S. Naffziger2
1AMD, Austin, TX; 2AMD, Fort Collins, CO

5.7 A Graphics Execution Core in 22nm CMOS Featuring Adaptive
4:00 PM
Clocking, Selective Boosting and State-Retentive Sleep
C. Tokunaga, J. F. Ryan, C. Augustine, J. P. Kulkarni, Y-C. Shih, S. T. Kim,
R. Jain, K. Bowman, A. Raychowdhury, M. M. Khelliah, J. W. Tschanz, V. De
Intel, Hillsboro, OR

5.8 A 3GHz 64b ARM v8 Processor in 40nm Bulk CMOS Technology
4:15 PM
A. Yeung, H. Partovi, Q. Harvard, L. Ravezzi, J. Ngai, R. Homer,
M. Ashcraft, G. Favor
Applied Micro, Sunnyvale, CA

5.9 Haswell: A Family of IA 22nm Processors
4:45 PM
N. Kurd, M. Chowdhury, E. Burton, T. P. Thomas, C. Mozak, B. Boswell,
M. Lal, A. Devai, J. Douglas, M. Ellassal, A. Nalmalipu, T. M. Wilson,
M. Merten, S. Chennupaty, W. Gomes, R. Kumar
Intel, Hillsboro, OR

Conclusion
5:15 PM

17
6.1 Memory and System Architecture for 400Gb/s Networking and Beyond
D. Maheshwari
Cypress Semiconductor, San Jose, CA

6.2 High-Capacity Scalable Optical Communication for Future Optical Transport Network
Y. Miyamoto, M. Tomizawa
NTT, Yokosuka, Japan

6.3 A Heterogeneous 3D-IC Consisting of Two 28nm FPGA Die and 32 Reconfigurable High-Performance Data Converters
C. Erdmann¹, D. Lowney¹, A. Lynam¹, A. Keady¹, J. McGrath¹, E. Cullen¹, D. Breathnach¹, D. Keane¹, P. Lynch¹, M. De La Torre¹, R. De La Torre¹, P. Lim¹, A. Collins¹, B. Farley¹, L. Madden²
¹Xilinx, Dublin, Ireland
²Xilinx, San Jose, CA
7.1 A 1/4-inch 8Mpixel CMOS Image Sensor with 3D Backside-Illuminated 1.12µm Pixel with Front-Side Deep-Trench Isolation and Vertical Transfer Gate
Samsung Electronics, Yongin, Korea

7.2 243.3pJ/pixel Bio-Inspired Time-Stamp-Based 2D Optic Flow Sensor for Artificial Compound Eyes
S. Park, J. Cho, K. Lee, E. Yoon
University of Michigan, Ann Arbor, MI

7.3 A 1000fps Vision Chip Based on a Dynamically Reconfigurable Hybrid Architecture Comprising a PE Array and Self-Organizing Map Neural Network
C. Shi1,2, J. Yang1, Y. Han1, Z. Cao1, Q. Qin1, L. Lui1, N-J. Wu1, Z. Wang2
1Chinese Academy of Sciences, Beijing, China
2Tsinghua University, Beijing, China

7.4 A 413×240-Pixel Sub-Centimeter Resolution Time-of-Flight CMOS Image Sensor with In-Pixel Background Canceling Using Lateral-Electric-Field Charge Modulators
S-M. Han1, T. Takasawa1, T. Akahori2, K. Yasutomi1, K. Kagawa1, S. Kawahito1,2
1Shizuoka University, Hamamatsu, Japan
2Brookman Technology, Hamamatsu, Japan

7.5 A 0.3mm-Resolution Time-of-Flight CMOS Range Imager with Column-Gating Clock-Skew Calibration
K. Yasutomi, T. Usui, S-M. Han, T. Takasawa, K. Kagawa, S. Kawahito
Shizuoka University, Hamamatsu, Japan

7.6 A 512×424 CMOS 3D Time-of-Flight Image Sensor with Multi-Frequency Photo-Demodulation up to 130MHz and 2GS/s ADC
Microsoft, Mountain View, CA

Conclusion
This year, the Demonstration Session extending in selected regular papers, both Academic and Industrial, will take place on Monday, February 10, from 4 pm until 7 pm in the Golden Gate Hall. These demonstrations will feature real-life applications made possible by new ICs presented at ISSCC 2014, as noted by the symbol, \( \text{DS} \) in the final Advance Program (available at www.isscc.org) along with the scheduling details, shortly before the Conference.
Semiconductor systems connected through wireless and wired networks are the mainstream approach in the semiconductor market to achieve technical innovations and business advantages. Systems are defined differently according to the application area, implementation technology and also the individual engineer’s background. This presents challenges to circuit designers and circuit-design educators.

Does the design primarily belong to system architects or to circuit designers? Is domain-specific knowledge, for example biomedical or automotive, essential for system development? Can the domain expert alone, rather than the system architect, design and develop the system as the principal engineer? Or is it possible for the circuit designer to provide a “system platform” to the domain experts for their applications? Are there any good examples where the semiconductor technology and circuits contribute mainly to the innovation of the total system performance? Are MEMS integration, or integration of a temperature-sensing circuit on an SoC, good examples?

Experts on the system side and the traditional silicon side will share their experiences and vision about the development of innovative systems based on semiconductor technology and circuits.

Panelists:

- Alex Jinsung Choi, SK Telecom, Seoul, Korea
- William Dally, NVIDIA, Santa Clara, CA
- Robert Gilmore, Qualcomm, San Diego, CA
- Mike Muller, ARM, Cambridge, United Kingdom
- Udo-Martin Gomez, Bosch Sensortec, Stuttgart, Germany
- Atsushi Takahara, NTT, Yokosuka, Japan
8.1 A 6Gb/s Transceiver with a Nonlinear Electronic Dispersion Compensator for Directly Modulated Distributed-Feedback Lasers
KAIST, Daejeon, Korea

8.2 A 12×5 Two-Dimensional Optical I/O Array for 600Gb/s Chip-to-Chip Interconnect in 65nm CMOS
Sony, Tokyo, Japan

8.3 A Power-Scalable 7-Tap FIR Equalizer with Tunable Active Delay Line for 10-to-25Gb/s Multi-Mode Fiber EDC in 28nm LP-CMOS
E. Mammei1, F. Loi1, F. Radice2, A. Dat2, M. Bruccoleri3, M. Bassi3, A. Mazzanti1
1University of Pavia, Pavia, Italy; 2STMicroelectronics, Cornaredo, Italy

8.4 A 28Gb/s 1pJ/b Shared-Inductor Optical Receiver with 56% Chip-Area Reduction in 28nm CMOS
T-C. Huang1, T-W. Chung2, C-H. Chern1, M-C. Huang1, C-C. Lin1, F-L. Hsueh2
1TSMC Design Technology, San Jose, CA; 2nVidia, San Jose, CA

8.5 A Sub-1.75W Full-Duplex 10GBASE-T Transceiver in 40nm CMOS
Broadcom, Bunnik, The Netherlands

8.6 A Full-Duplex Line Driver for Gigabit Ethernet with Rail-to-Rail Class-AB Output Stage in 28nm CMOS
H. Pan, Y. Yao, M. Hammad, J. Tan, K. Abdelhalim, E. Wang, R. Hsu, J. Yu, J. Aziz, D. Tam, I. Fujimori
Broadcom, Irvine, CA

8.7 A 4-to-10.5Gb/s 2.2mW/Gb/s Continuous-Rate Digital CDR with Automatic Frequency Acquisition in 65nm CMOS
G. Shu1, W. Choi1, S. Saxena1, T. Anand1, A. Elshazly2, P. K. Hanumolu1
1University of Illinois, Urbana, IL; 2Intel, Hillsboro, OR

8.8 An 8.2-to-10.3Gb/s Full-Rate Linear Reference-less CDR Without Frequency Detector in 0.18µm CMOS
S. Huang5, J. Cao2, M. M. Green1
1University of California, Irvine, CA
2Broadcom, Irvine, CA

8.9 A 40Gb/s VCSEL Over-Driving IC with Group-Delay-Tunable Pre-Emphasis for Optical Interconnection
Y. Tsunoda, M. Sugawara, H. Oku, S. Ide, K. Tanaka
Fujitsu Laboratories, Atsugi, Japan

Conclusion
SESSION 9  
Tuesday February 11th, 8:30 AM

Low-Power Wireless

Session Chair: Jan Crols, AnSem, Heverlee, Belgium
Associate Chair: Alyosha Molnar, Cornell University, Ithaca, NY

9.1 A Self-Calibrating NFC SoC with a Triple-Mode Reconfigurable PLL and a Single-Path PICC-PCD Receiver in 0.11µm CMOS  
W. L. Lien1, T. Y. Choke1, Y. C. Tan1, M. Kong1, E. C. Low1, D. P. Li1, L. Jin1, H. Zhang1, C. H. Leow1, S. L. Chew1, U. Dasgupta1, C. H. Yong1, T. B. Gao1, G. T. Ong1, W. G. Tan1, W. Shu1, C. L. Heng1, O. Shana'A1,2  
1MediaTek, Singapore, Singapore; 2MediaTek, San Jose, CA

9.2 A 13.3mW 500Mb/s IR-UWB Transceiver with Link-Margin Enhancement Technique for Meter-Range Communications  
S. Geng, D. Liu, Y. Li, H. Zhuo, W. Rhee, Z. Wang  
Tsinghua University, Beijing, China

9.3 A 1mW 1Mb/s 7.75-to-8.25GHz Chirp-UWB Transceiver with Low Peak Power Transmission and Fast Synchronization Capability  
F. Chen1, Y. Li1, D. Liu1, W. Rhee1, J. Kim2, D. Kim2, Z. Wang1  
1Tsinghua University, Beijing, China; 2Samsung Advanced Institute of Technology, Suwon, Korea

Break  
10:00 AM

9.4 A 0.5V 1.15mW 0.2mm2 Sub-GHz ZigBee Receiver Supporting 433/860/915/960MHz ISM Bands with Zero External Components  
Z. Lin1, P-I. Mak1,2, R. Martins1,2,3  
1University of Macau, Macao, China; 2UMTEC, Macao, China; 3Instituto Superior Tecnico, Lisbon, Portugal

9.5 A 1.2nJ/b 2.4GHz Receiver with a Sliding-IF Phase-to-Digital Converter for Wireless Personal/Body-Area Networks  
Y-H. Liu, A. Ba, J. van den Heuvel, K. Philips, G. Dolmans, H. de Groot  
Holst Centre/imec, Eindhoven, The Netherlands

9.6 A 1.3mW 0.6V WBAN-Compatible Sub-Sampling PSK Receiver in 65nm CMOS  
J. Cheng1, N. Qi1, P. Y. Chiang1,2, A. Natarajan6  
1Oregon State University, Corvallis, OR; 2Fudan University, Shanghai, China

9.7 A 0.33nJ/b IEEE802.15.6/Proprietary-MICS/ISM-Band Transceiver with Scalable Data-Rate from 11kb/s to 4.5Mb/s for Medical Applications  
M. Vidojkovic1, X. Huang1, X. Wang1, C. Zhou1, A. Ba1, M. Lont1, Y-H. Liu1, P. Harpe1, M. Ding1, B. Busze1, N. Kiyani1, K. Kanda1, S. Masui1, K. Philips1, H. de Groot1  
1Holst Centre/imec, Eindhoven, The Netherlands  
2Eindhoven University of Technology, Eindhoven, The Netherlands  
3Fujitsu Laboratories, Kawasaki, Japan

9.8 An 860µW 2.1-to-2.7GHz All-Digital PLL-Based Frequency Modulator with a DTC-Assisted Snapshot TDC for WPAN (Bluetooth Smart and ZigBee) Applications  
V. K. Chillara1,2, Y-H. Liu1, B. Wang1,2, A. Ba1, M. Vidojkovic1, K. Philips1, H. de Groot1, R. B. Staszewski2  
1Holst Centre/imec, Eindhoven, The Netherlands; 2Delft University of Technology, Delft, The Netherlands

Conclusion  
12:15 PM
SESSION 10                        Tuesday February 11th, 8:30 AM

Mobile Systems-on-Chip (SoCs)
Session Chair: Vasantha Erraguntla, Intel, Bangalore, India
Associate Chair: Takashi Hashimoto, Panasonic, Fukuoka, Japan

10.1 A 28nm DSP Powered by an On-Chip LDO for High-Performance and Energy-Efficient Mobile Applications
1Qualcomm, Austin, TX; 2Qualcomm, San Diego, CA; 3Qualcomm, Bangalore, India

10.2 A 28nm HPM Heterogeneous Multi-Core Mobile Application Processor with 2GHz Cores and Low-Power 1GHz Cores
Renesas Electronics, Tokyo, Japan

10.3 Heterogeneous Multi-Processing Quad-Core CPU and Dual-GPU Design for Optimal Performance, Power, and Thermal Tradeoffs in a 28nm Mobile Application Processor
1MediaTek, Austin, TX; 2MediaTek, Hsinchu, Taiwan; 3MediaTek, San Jose, CA

Break

10.4 A 1.22TOPS and 1.52mW/MHz Augmented Reality Multi-Core Processor with Neural Network NoC for HMD Applications
G. Kim, Y. Kim, K. Lee, S. Park, I. Hong, K. Bong, D. Shin, S. Choi, J. Oh, H-J. Yoo
KAIST, Daejeon, Korea

10.5 A 90nm 20MHz Fully Nonvolatile Microcontroller for Standby-Power-Critical Applications
1NEC, Tsukuba, Japan; 2Tohoku University, Sendai, Japan

10.6 A 0.74V 200µW Multi-Standard Transceiver Digital Baseband in 40nm LP-CMOS for 2.4GHz Bluetooth Smart / ZigBee / IEEE 802.15.6 Personal Area Networks
C. Bachmann, G-J. van Schaik, B. Busze, M. Konijnenburg, Y. Zhang, J. Stuyt, M. Ashouei, G. Dolmans, T. Gemmeke, H. de Groot
Holst Centre/imec, Eindhoven, The Netherlands

10.7 A 105GOPS 36mm² Heterogeneous SDR MPSoC with Energy-Aware Dynamic Scheduling and Iterative Detection-Decoding for 4G in 65nm CMOS
Technische Universität Dresden, Dresden, Germany

10.8 A Multi-Standard 2G/3G/4G Cellular Modem Supporting Carrier Aggregation in 28nm CMOS
1Ericsson, Lund, Sweden; 2Ericsson, Nuremberg, Germany
3Ericsson, Eindhoven, The Netherlands; 4Ericsson, Yokohama, Japan

Conclusion 12:15 PM

24
11.1 An Oversampled 12/14b SAR ADC with Noise Reduction and Linearity Enhancements Achieving up to 79.1dB SNDR
P. Harpe, E. Cantatore, A. van Roermund
Eindhoven University of Technology, Eindhoven, The Netherlands

11.2 A 0.85J/conversion-step 10b 200ks/s Subranging SAR ADC in 40nm CMOS
National Taiwan University, Taipei, Taiwan

11.3 A 10b 0.6nW SAR ADC with Data-Dependent Energy Savings Using LSB-First Successive Approximation
F. M. Yaul, A. P. Chandrakasan
Massachusetts Institute of Technology, Cambridge, MA

Break

11.4 A 1.5mW 68dB SNDR 80MS/s 2× Interleaved SAR-Assisted Pipelined ADC in 28nm CMOS
F. van der Goes¹, C. Ward¹, S. Astgimath², H. Yan¹, J. Riley¹, J. Mulder¹, S. Wang¹, K. Bult¹
¹Broadcom, Bunnik, The Netherlands
²Wolfson Microelectronics, Edinburgh, United Kingdom

11.5 A 100MS/s 10.5b 2.46mW Comparator-less Pipeline ADC Using Self-Biased Ring Amplifiers
Y. Lim¹,², M. P. Flynn²
¹University of Michigan, Ann Arbor, MI
²Samsung Electronics, Yongin, Korea

11.6 A 21mW 15b 48MS/s Zero-Crossing Pipeline ADC in 0.13µm CMOS with 74dB SNDR
D-Y. Chang¹, C. Muñoz³, D. Daly³, S.-K. Shin³, K. Guay³, T. Thurston³, H-S. Lee⁴, K. Gulati⁴, M. Straayer⁵
¹Maxim Integrated, San Jose, CA
²Maxim Integrated, North Chelmsford, MA
³Massachusetts Institute of Technology, Cambridge, MA

11.7 A 240mW 16b 3.2GS/s DAC in 65nm CMOS with <-80dBc IM3 up to 600MHz
H. van de Vel, J. Briaire, C. Bastiaansen, P. van Beek, G. Geelen, H. Gunnink, Y. Jin, M. Kaba, K. Luo, E. Paulus, B. Pham, W. Relyveld, P. Zijlstra
Integrated Device Technology, Eindhoven, The Netherlands

Conclusion
12.1 3D Ultrasonic Gesture Recognition 8:30 AM
1University of California, Berkeley, CA; 2University of California, Davis, CA

12.2 3D Gesture-Sensing System for Interactive Displays Based on Extended-Range Capacitive Sensing 9:00 AM
Princeton University, Princeton, NJ

12.3 A 240Hz-Reporting-Rate 143×81 Mutual-Capacitance Touch-Sensing Analog Front-End IC with 37dB SNR for 1mm-Diameter Stylus 9:15 AM
M. Hamaguchi, A. Nagao, M. Miyamoto
1Sharp, Fukuyama, Japan; 2Sharp, Tenri, Japan

12.4 A 1mm-Pitch 80×80-Channel 322Hz-Frame-Rate Touch Sensor with Two-Step Dual-Mode Capacitance Scan 9:30 AM
1Kobe University, Kobe, Japan; 2Panasonic, Osaka, Japan

12.5 2D Coded-Aperture-Based Ultra-Compact Capacitive Touch-Screen Controller with 40 Reconfigurable Channels 10:15 AM
H. Jang, H. Shin, S. Ko, I. Yun, K. Lee
1KAIST, Daejeon, Korea; 2Sentron, Daejeon, Korea

H. Ha, D. Sylvester, D. Blaauw, J-Y. Sim
1Pohang University of Science and Technology, Pohang, Korea
2University of Michigan, Ann Arbor, MI

12.7 A 0.85V 600nW All-CMOS Temperature Sensor with an Inaccuracy of ±0.4°C (3σ) from -40 to 125°C 11:15 AM
K. Souri, Y. Chae, F. Thus, K. Makinwa
1Delft University of Technology, Delft, The Netherlands
2Yonsei University, Seoul, Korea
3NXP Semiconductors, Eindhoven, The Netherlands

12.8 A BJT-Based CMOS Temperature Sensor with a 3.6pJ-K2-Resolution FoM 11:30 AM
A. Heidary, G. Wang, K. Makinwa, G. Meijer
1Smartec, Breda, The Netherlands
2Delft University of Technology, Delft, The Netherlands
3Guilan University, Rasht, Iran; 4SensArt, Delft, The Netherlands

12.9 A 1.55×0.85mm2 3ppm 1.0µA 32.768kHz MEMS-Based Oscillator 11:45 AM
1SiTime, Sunnyvale, CA; 2Oregon State University, Corvallis, OR
3University of California, Los Angeles, CA
4Delft University of Technology, Delft, The Netherlands

Conclusion 12:15 PM
Advanced Embedded Memory

Session Chair: Jonathan Chang, TSMC, Hsinchu, Taiwan
Associate Chair: Hugh Mair, MediaTek, Fairview, TX

13.1 A 1Gb 2GHz Embedded DRAM in 22nm Tri-Gate CMOS Technology 1:30 PM
Intel, Hillsboro, OR

13.2 A 14nm FinFET 128Mb 6T SRAM with $V_{min}$-Enhancement Techniques for Low-Power Applications 2:00 PM
Samsung Electronics, Yongin, Korea

13.3 20nm High-Density Single-Port and Dual-Port SRAMs with Wordline-Voltage-Adjustment System for Read/Write Assists 2:30 PM
M. Yabuuchi, Y. Tsukamoto, M. Morimoto, M. Tanaka, K. Nii
Renesas Electronics, Tokyo, Japan

13.4 A 7ns-Access-Time 25µW/MHz 128kb SRAM for Low-Power Fast Wake-Up MCU in 65nm CMOS with 27fA/µb Retention Current 2:45 PM
T. Fukuda 1, K. Kohara 2, T. Dozaka 1, Y. Takeyama 1, T. Midorikawa 1, K. Hashimoto 2, I. Wakiyama 2, S. Miyano 1, T. Hojo 1
1Toshiba, Kawasaki, Japan
2Toshiba Microelectronics, Kawasaki, Japan

Break 3:00 PM

13.5 A 16nm 128Mb SRAM in High-κ Metal-Gate FinFET Technology with Write-Assist Circuitry for Low-$V_{min}$ Applications 3:15 PM
TSMC, Hsinchu, Taiwan

13.6 A 28nm 400MHz 4-Parallel 1.6Gsearch/s 80Mb Ternary CAM 3:45 PM
K. Nii 1, T. Amano 2, N. Watanabe 2, M. Yamawaki 2, K. Yoshinaga 2, M. Wada 2, I. Hayashi 2
1Renesas Electronics, Kōdaira, Japan
2Renesas Electronics, Itami, Japan
3Renesas System Design, Itami, Japan

13.7 A Reconfigurable Sense Amplifier with Auto-Zero Calibration and Pre-Amplification in 28nm CMOS 4:15 PM
B. Giridhar, N. Pinckney, D. Sylvester, D. Blaauw
University of Michigan, Ann Arbor, MI

13.8 A 32kb SRAM for Error-Free and Error-Tolerant Applications with Dynamic Energy-Quality Management in 28nm CMOS 4:45 PM
F. Frustaci 1, 2, M. Khayatzadeh 2, D. Blaauw 2, D. Sylvester 2, M. Alioto 3
1University of Calabria, Cosenza, Italy
2University of Michigan, Ann Arbor, MI
3National University of Singapore, Singapore, Singapore

Conclusion 5:15 PM
Millimeter-Wave/Terahertz Techniques

Session Chair: Ulrich Pfeiffer, University of Wuppertal, Wuppertal, Germany
Associate Chair: Brian Floyd, North Carolina State University, Raleigh, NC

14.1 A 0.9V 20.9dBm 22.3%-PAE E-Band Power Amplifier with Broadband Parallel-Series Power Combiner in 40nm CMOS
D. Zhao, P. Reynaert
KU Leuven, Leuven, Belgium

1:30 PM

14.2 A 79GHz Phase-Modulated 4GHz-BW CW Radar TX in 28nm CMOS
V. Giannini1, D. Guermandi1, Q. Shi1,2, K. Vaesen1, B. Parvais1, W. van Thillo1, A. Bourdoux1, C. Soens1, J. Craninckx1, P. Wambacq1,2
1imec, Leuven, Belgium
2Vrije Universiteit Brussel, Brussels, Belgium

2:00 PM

14.3 A Push-Pull mm-Wave Power Amplifier with <0.8° AM-PM Distortion in 40nm CMOS
S. Kulkarni, P. Reynaert
KU Leuven, Leuven, Belgium

2:30 PM

14.4 A Class F-1/F 24-to-31GHz Power Amplifier with 40.7% Peak PAE, 15dBm OP1dB, and 50mW Psat in 0.13µm SiGe BiCMOS
S. Y. Mortazavi, K-J. Koh
Virginia Polytechnic Institute, Blacksburg, VA

2:45 PM

14.5 A 0.53THz Reconfigurable Source Array with up to 1mW Radiated Power for Terahertz Imaging Applications in 0.13µm SiGe BiCMOS
U. R. Pfeiffer1, Y. Zhao1, J. Grzyb1, N. Sarmah1, R. Al Hadi1, W. Förster1, H. Rücker2, B. Heinemann2
1University of Wuppertal, Wuppertal, Germany
2IHP, Frankfurt (Oder), Germany

3:00 PM

14.6 A Scalable Terahertz 2D Phased Array with +17dBm of EIRP at 338GHz in 65nm Bulk CMOS
Y. Tousi, E. Afshari
Cornell University, Ithaca, NY

3:45 PM

14.7 A 300GHz Frequency Synthesizer with 7.9% Locking Range in 90nm SiGe BiCMOS
P-Y. Chiang1, Z. Wang1, O. Momeni2, P. Heydari3
1University of California, Irvine, CA
2University of California, Davis, CA
3University of California, Irvine, CA

4:15 PM

14.8 A 247-to-263.5GHz VCO with 2.6mW Peak Output Power and 1.14% DC-to-RF Efficiency in 65nm Bulk CMOS
M. Adnan, E. Afshari
Cornell University, Ithaca, NY

4:45 PM

Conclusion

5:15 PM
Digital PLLs
Session Chair: Anthony Hill, Texas Instruments, Dallas, TX
Associate Chair: Hiroo Hayashi, Toshiba, Kawasaki, Japan

15.1 A 0.0066mm² 780µW Fully Synthesizable PLL with a Current-Output DAC and an Interpolative Phase-Coupled Oscillator Using Edge-Injection Technique
Tokyo Institute of Technology, Tokyo, Japan

15.2 A 0.012mm² 3.1mW Bang-Bang Digital Fractional-N PLL with a Power-Supply-Noise Cancellation Technique and a Walking-One-Phase-Selection Fractional Frequency Divider
Samsung Electronics, Yongin, Korea

15.3 A 2.4GHz ADPLL with Digital-Regulated Supply-Noise-Insensitive and Temperature-Self-Compensated Ring DCO
Y-C. Huang, C-F. Liang, H-S. Huang, P-Y. Wang, MediaTek, Hsinchu, Taiwan

15.4 A 20-to-1000MHz ±14ps Peak-to-Peak Jitter Reconfigurable Multi-Output All-Digital Clock Generator Using Open-Loop Fractional Dividers in 65nm CMOS
A. Elkholy1, A. Elshazly2, S. Saxena1, G. Shu1, P. K. Hanumolu1
1University of Illinois, Urbana, IL; 2intel, Hillsboro, OR

Session Chair: Kathy Wilcox, AMD, Boxborough, MA
Associate Chair: Yasuhsia Shimazaki, Renesas, Tokyo, Japan

16.1 A 340mV-to-0.9V 20.2Tb/s Source-Synchronous Hybrid Packet/Circuit-Switched 16×16 Network-on-Chip in 22nm Tri-Gate CMOS
Intel, Hillsboro, OR

16.2 A 0.19pJ/b PVT-Variation-Tolerant Hybrid Physically Unclonable Function Circuit for 100% Stable Secure Key Generation in 22nm CMOS
Intel, Hillsboro, OR

16.3 A 23Mb/s 23pJ/b Fully Synthesized True-Random-Number Generator in 28nm and 65nm CMOS
K. Yang, D. Fick, M. B. Henry, Y. Lee, D. Blaauw, D. Sylvester
University of Michigan, Ann Arbor, MI

16.4 0.6-to-1.0V 279µm², 0.92µW Temperature Sensor with Less Than +3.2/-3.4°C Error for On-Chip Dense Thermal Monitoring
T. Yang, S. Kim, P. R. Kinget, M. Seok, Columbia University, New York, NY

Conclusion
Analog Techniques

Session Chair: Marco Berkhout, NXP Semiconductors, Nijmegen, The Netherlands
Associate Chair: Edgar Sanchez-Sinencio, Texas A&M University, College Station, TX

17.1 An Integrated 80V 45W Class-D Power Amplifier with Optimal-Efficiency-Tracking Switching Frequency Regulation
H. Ma, R. van der Zee, B. Nauta, University of Twente, Enschede, The Netherlands

17.2 A 0.0013mm² 3.6μW Nested-Current-Mirror Single-Stage Amplifier Driving 0.15-to-15nF Capacitive Loads with >62° Phase Margin
Z. Yan¹, P-I. Mak², M-K. Law², R. Martins¹,²,³, F. Maloberti⁴
¹University of Macau, Macao, China; ²UMTEC, Macao, China
³Instituto Superior Tecnico, Lisbon, Portugal; ⁴University of Pavia, Pavia, Italy

17.3 A 0.9V 6.3μW Multistage Amplifier Driving 500pF Capacitive Load with 1.34MHz GBW
W. Qu, J-P. Im, H-S. Kim, G-H. Cho, KAIST, Daejeon, Korea

17.4 CMOS Impedance Analyzer for Nanosamples Investigation Operating up to 150MHz with Sub-aF Resolution
G. Ferrari, D. Bianchi, A. Rottigni, M. Sampietro
Politecnico di Milano, Milan, Italy

Break

17.5 A 0.07mm² 2-Channel Instrumentation Amplifier with 0.1% Gain Matching in 0.16μm CMOS
F. Sebastiano¹,², F. Buttì¹, R. van Veldhoven¹, P. Bruschi⁴
¹NXP Semiconductors, Eindhoven, The Netherlands
²Delft University of Technology, Delft, The Netherlands
³University of Pisa, Pisa, Italy

17.6 Envelope Modulator for Multimode Transmitters with AC-Coupled Multilevel Regulators
P. Arnò¹, M. Thomas²,³, V. Molata²,³, T. Jerábek²
¹STMicroelectronics, Grenoble, France
²STMicroelectronics, Prague, Czech Republic
³Czech Technical University, Prague, Czech Republic

17.7 A 1.89nW/0.15V Self-Charged XO for Real-Time Clock Generation
K-J. Hsiao, MediaTek
Hsinchu, Taiwan

17.8 A 190nW 33kHz RC Oscillator with ±0.21% Temperature Stability and 4ppm Long-Term Stability
D. Griffith¹, P. T. Rainé¹, J. Murdock¹, R. Smith¹
¹Texas Instruments, Dallas, TX
²Texas Instruments, Oslo, Norway

17.9 A 0.6V 70MHz 4th-Order Continuous-Time Butterworth Filter with 55.8dB SNR, 60dB THD at +2.8dBm Output Signal Power
J. N. Kuppambatti, B. Vigraham, P. R. Kinget
Columbia University, New York, NY

17.10 A 0.65V-Input-Voltage 0.6V-Output-Voltage 30ppm/°C Low-Dropout Regulator with Embedded Voltage Reference for Low-Power Biomedical Systems
National Chiao Tung University, Hsinchu, Taiwan

17.11 A 0.65ns-Response-Time 3.01ps FOM Fully-Integrated Low-Dropout Regulator with Full-Spectrum Power-Supply-Rejection for Wideband Communication Systems
Y. Lu, W-H. Ki, C. P. Yue
Hong Kong University of Science and Technology, Hong Kong, China

Conclusion
Biomedical Systems for Improved Quality of Life

Session Chair: Yogesh Ramadass, Texas Instruments, Dallas, TX
Associate Chair: David Ruffieux, CSEM, Neuchatel, Switzerland

18.1 A 1V 3mA 2.4GHz Wireless Digital Audio Communication SoC for Hearing-Aid Applications in 0.18µm CMOS
A. El-Hoiydi\textsuperscript{1}, F. Callias\textsuperscript{1}, Y. Oesch\textsuperscript{1}, C. Kuratli\textsuperscript{2}, R. Kvaček\textsuperscript{3}
\textsuperscript{1}Phonak Communications, Murten, Switzerland
\textsuperscript{2}EM Microelectronic, Marin, Switzerland
\textsuperscript{3}ASICentrum, Prague, Czech Republic

18.2 A Fully-Implantable Cochlear Implant SoC with Piezoelectric Middle-Ear Sensor and Energy-Efficient Stimulation in 0.18µm HVCMOS
M. Yip\textsuperscript{1}, R. Jin\textsuperscript{1}, H. H. Nakajima\textsuperscript{2,3}, K. M. Stankovic\textsuperscript{2,3}, A. P. Chandrakasan\textsuperscript{1}
\textsuperscript{1}Massachusetts Institute of Technology, Cambridge, MA
\textsuperscript{2}Harvard Medical School, Boston, MA
\textsuperscript{3}Massachusetts Eye and Ear Infirmary, Boston, MA

18.3 A Multi-Parameter Signal-Acquisition SoC for Connected Personal Health Applications
N. van Helleputte\textsuperscript{1}, M. Konijnenburg\textsuperscript{2}, H. Kim\textsuperscript{1}, J. Pettine\textsuperscript{2}, D-W. Jee\textsuperscript{1}, A. Breeschoten\textsuperscript{2}, A. Morgado\textsuperscript{1}, T. Torfs\textsuperscript{1}, H. de Groot\textsuperscript{1}, C. van Hoof\textsuperscript{1}, R. F. Yazicioglu\textsuperscript{1}
\textsuperscript{1}imec, Leuven, Belgium
\textsuperscript{2}Holst Centre/imec, Eindhoven, The Netherlands

Break

18.4 A 4.9mΩ-Sensitivity Mobile Electrical Impedance Tomography IC for Early Breast-Cancer Detection System
S. Hong, K. Lee, U. Ha, H. Kim, Y. Lee, Y. Kim, H-J. Yoo
KAIST, Daejeon, Korea

18.5 A 2.14mW EEG Neuro-Feedback Processor with Transcranial Electrical Stimulation for Mental-Health Management
KAIST, Daejeon, Korea

18.6 2.5D Heterogeneously Integrated Bio-Sensing Microsystem for Multi-Channel Neural-Sensing Applications
P-T. Huang\textsuperscript{1}, L-C. Chou\textsuperscript{1}, T-C. Huang\textsuperscript{1}, S-L. Wu\textsuperscript{1}, T-S. Wang\textsuperscript{1}, Y-R. Lin\textsuperscript{1}, C-A. Cheng\textsuperscript{1}, W-W. Shen\textsuperscript{1}, K-N. Chen\textsuperscript{1}, J-C. Chiou\textsuperscript{2,1}, C-T. Chuang\textsuperscript{1}, W. Hwang\textsuperscript{1}, K-H. Chen\textsuperscript{1}, C-T. Chiou\textsuperscript{1}, M-H. Cheng\textsuperscript{1}, Y-L. Lin\textsuperscript{1}, H-M. Tong\textsuperscript{1}
\textsuperscript{1}National Chiao Tung University, Hsinchu, Taiwan
\textsuperscript{2}China Medical University, Taichung, Taiwan
\textsuperscript{3}Advanced Semiconductor Engineering Group, Kaohsiung, Taiwan

18.7 A Remotely Controlled Locomotive IC Driven by Electolytic Bubbles and Wireless Powering
P-H. Kuo\textsuperscript{1}, J-Y. Hsieh\textsuperscript{1}, Y-C. Huang\textsuperscript{1}, Y-J. Huang\textsuperscript{1}, R-D. Tsai\textsuperscript{2}, T. Wang\textsuperscript{1}, H-W. Chiou\textsuperscript{1}, S-S. Lu\textsuperscript{1}
\textsuperscript{1}National Taiwan University, Taipei, Taiwan
\textsuperscript{2}National Taipei University of Technology, Taipei, Taiwan
\textsuperscript{3}Chang Gung University, Taoyuan, Taiwan

Conclusion
<table>
<thead>
<tr>
<th>Sunday, February 9th</th>
<th>ISSCC 2014 TUTORIALS</th>
<th>ISSCC 2014 FORUMS</th>
</tr>
</thead>
<tbody>
<tr>
<td>8:30 AM</td>
<td>T1: Filtering in RF Transceivers</td>
<td>F1: Digitally-Assisted Analog and Analog-Assisted Digital in High-Performance Scaled CMOS Process</td>
</tr>
<tr>
<td></td>
<td>T2: V(min) Constraints and Optimization in VLSI Circuit Design</td>
<td>F2: 3D Stacking Technologies for Image Sensors &amp; Memories</td>
</tr>
<tr>
<td>1:30 PM</td>
<td>T7: Self-Adapting Design Techniques for Power Constrained Processors</td>
<td>T8: Interference Robust CMOS Radio Receiver Techniques</td>
</tr>
<tr>
<td>3:30 PM</td>
<td>T9: Charge Pump and Capacitive DCDC Converter Design</td>
<td>T10: Design of Physical-to-Digital Converters</td>
</tr>
</tbody>
</table>

Events below in Bold Box included in Conference registration

<table>
<thead>
<tr>
<th>Monday, February 10th</th>
<th>ISSCC 2014 EVENING SESSIONS</th>
</tr>
</thead>
<tbody>
<tr>
<td>7:30 PM ES1:</td>
<td>Student Research Review: Short Presentations with Poster Session</td>
</tr>
<tr>
<td>8:00 PM ES2:</td>
<td>Data Centers to Support Tomorrow’s Cloud</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Monday, February 10th</th>
<th>ISSCC 2014 PAPER SESSIONS</th>
</tr>
</thead>
<tbody>
<tr>
<td>8:30 AM</td>
<td>Session 1: Plenary Session</td>
</tr>
<tr>
<td>1:30 PM</td>
<td>Session 2: Ultra High-Speed Wireline Transceiver &amp; Techniques</td>
</tr>
<tr>
<td></td>
<td>Session 3: RF Techniques</td>
</tr>
<tr>
<td></td>
<td>Session 4: DC-DC Converters</td>
</tr>
<tr>
<td></td>
<td>Session 5: Processors</td>
</tr>
<tr>
<td></td>
<td>Session 6: Technologies for High-Speed Data Networks</td>
</tr>
<tr>
<td></td>
<td>Session 7: Image Sensors</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Monday, February 10th</th>
<th>ISSCC 2014 SESSIONS</th>
</tr>
</thead>
<tbody>
<tr>
<td>8:00 PM</td>
<td>EP1: Plenary Roundtable: Next-Generation Networked Systems - Challenges for Silicon</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Tuesday, February 11th</th>
<th>ISSCC 2014 PAPER SESSIONS</th>
</tr>
</thead>
<tbody>
<tr>
<td>8:30 AM</td>
<td>Session 8: Optical Links and Copper PHYs</td>
</tr>
<tr>
<td></td>
<td>Session 9: Low-Power Wireless</td>
</tr>
<tr>
<td></td>
<td>Session 10: Mobile System-on-Chip (SoCs)</td>
</tr>
<tr>
<td></td>
<td>Session 11: Data Converter Techniques</td>
</tr>
<tr>
<td></td>
<td>Session 12: Sensors, MEMs, and Displays</td>
</tr>
<tr>
<td>1:30 PM</td>
<td>Session 13: Advanced Embedded Memory</td>
</tr>
<tr>
<td></td>
<td>Session 14: Millimeter-Wave / Terahertz Techniques</td>
</tr>
<tr>
<td></td>
<td>Session 15: Digital PLLs</td>
</tr>
<tr>
<td></td>
<td>Session 16: SoC Building Blocks</td>
</tr>
<tr>
<td>5:15 PM</td>
<td>Author Interviews, Social Hour</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Tuesday, February 11th</th>
<th>ISSCC 2014 EVENING SESSIONS</th>
</tr>
</thead>
<tbody>
<tr>
<td>8:00 PM</td>
<td>ES3: Wearable Wellness Devices: Fashion, Health, &amp; Informatics</td>
</tr>
<tr>
<td></td>
<td>EP2: Anatomy of Innovation: Bug or Feature?</td>
</tr>
<tr>
<td></td>
<td>EP3: Perspectives on the Future of Semiconductor Innovation</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Wednesday, February 12th</th>
<th>ISSCC 2014 PAPER SESSIONS</th>
</tr>
</thead>
<tbody>
<tr>
<td>8:30 AM</td>
<td>Session 19: Non-Volatile Memory</td>
</tr>
<tr>
<td></td>
<td>Session 20: Wireless Systems</td>
</tr>
<tr>
<td></td>
<td>Session 21: Frequency Generation Techniques</td>
</tr>
<tr>
<td></td>
<td>Session 22: High-Speed Data Converters</td>
</tr>
<tr>
<td></td>
<td>Session 23: Energy Harvesting</td>
</tr>
<tr>
<td>1:30 PM</td>
<td>Session 24: Integrated Biomedical Systems</td>
</tr>
<tr>
<td></td>
<td>Session 25: High-Bandwidth Low-Power DRAM and I/O</td>
</tr>
<tr>
<td></td>
<td>Session 26: Energy-Efficient Dense Interconnect</td>
</tr>
<tr>
<td></td>
<td>Session 27: Energy-Efficient Digital Circuits</td>
</tr>
<tr>
<td></td>
<td>Session 28: Mixed-Signal Techniques for Wireless</td>
</tr>
<tr>
<td></td>
<td>Session 29: Data Converters for Wireless Systems</td>
</tr>
<tr>
<td></td>
<td>Session 30: Technologies for Next-Generation Systems</td>
</tr>
<tr>
<td>5:15 PM</td>
<td>Author Interviews</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Thursday, February 13th</th>
<th>ISSCC 2014 SHORT COURSE</th>
</tr>
</thead>
<tbody>
<tr>
<td>8:00 AM</td>
<td>SC1: Biomedical and Sensor Interface Circuits</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Thursday, February 13th</th>
<th>ISSCC 2014 FORUMS</th>
</tr>
</thead>
<tbody>
<tr>
<td>8:00 AM</td>
<td>F3: Adaptive Design Techniques for Energy Efficiency</td>
</tr>
<tr>
<td></td>
<td>F4: mm-Wave Advances for Active Safety and Communication Systems</td>
</tr>
<tr>
<td></td>
<td>F5: Low Power Radios for Sensor Networks</td>
</tr>
<tr>
<td></td>
<td>F6: Energy Efficient I/O Design for Next-Generation Systems</td>
</tr>
</tbody>
</table>
Imagine using the same device for fashion/style and for monitoring your wellness? What about a tattoo of your child’s name that also tracks your fitness and activity level. Can we make contact lenses that can change the color of your eyes but also see the calorie content of your lunch box?

Early prototypes of such devices are already emerging. Smart contact lenses can display words or images in your line of sight, and stretchable/tattoo electronics can monitor vital signs. However, there are significant design and technology challenges ahead to actually make these devices fully functional, autonomous, and reliable.

Let’s hear from the experts what could be the future of wearable wellness devices and what technologies are being developed.

<table>
<thead>
<tr>
<th>Time</th>
<th>Topic</th>
<th>Speaker</th>
<th>Institution/Location</th>
</tr>
</thead>
<tbody>
<tr>
<td>8:00</td>
<td>Stretchable Electronics: Biointegrated Systems with Unusual Materials</td>
<td>Roozbeh Ghaffari</td>
<td>MC10, Cambridge, MA</td>
</tr>
<tr>
<td></td>
<td>and Designs</td>
<td></td>
<td></td>
</tr>
<tr>
<td>8:25</td>
<td>Smart Textiles for Wearable Electronics</td>
<td>Jerald Yoo</td>
<td>Masdar Inst. of Sci. and Tech, Abu Dhabi, UAE</td>
</tr>
<tr>
<td>8:50</td>
<td>Extremely Low-Power Circuit Design for Wearable Systems</td>
<td>Makoto Takamiya</td>
<td>University of Tokyo, Tokyo, Japan</td>
</tr>
<tr>
<td>9:15</td>
<td>Smart Contact Lenses and Integrated Circuits</td>
<td>Jelle De Smet</td>
<td>Ghent University, Ghent, Belgium</td>
</tr>
<tr>
<td>9:40</td>
<td>Energy Harvesting for Wearable Systems</td>
<td>Yiannos Manoli</td>
<td>University of Freiburg and HSG-IMIT, Freiburg, Germany</td>
</tr>
<tr>
<td>10:05</td>
<td>Conclusion</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

EP2: Anatomy of Innovation: Bug or Feature?

Organizer:       Harry Lee, MIT, Cambridge, MA
Co-Organizer:    Ken Nishimura, Agilent Technologies, Santa Clara, CA
Moderator:       Harry Lee, MIT, Cambridge, MA

As process scaling slows down, circuit innovation is becoming one of the most important differentiators. We can point to great inventions of the past that were accidental, or failed attempts to solve other problems (bugs), as well as those from logical thinking (features). Which is more effective? In this panel, top analog circuit innovators describe the process by which their best innovations were conceived. They give interesting examples, such as turning a bug in the circuit into a feature. Then they argue whether innovation is more effective as a result of accidental discovery or logical thinking.

Panelists:
Ali Hajimiri, CalTech, Pasadena, CA
Qiuting Huang, Swiss Federal Inst of Tech (ETH), Zürich, Switzerland
Lawrence Loh, MediaTek, Hsinchu, Taiwan
Kofi Makinwa, Delft University of Technology, Delft, Netherlands,
Akira Matsuzawa, Tokyo Institute of Technology, Tokyo, Japan,
Dennis Monticelli, Texas Instruments, Santa Clara, CA
In a “call for leadership” panel at ISSCC, we will be seeking leaders’ perspectives on the future of discontinuous innovation in the semiconductor industry. An ensemble of visionaries, experts and CEOs will discuss the opportunities and challenges for innovation in our industry. Of primary concern is the reduction in funding available for new semiconductor ventures. Are the escalating NRE costs of ASICs providing a barrier to new entrants? What advice would our distinguished panellists give to entrepreneurs thinking of starting a new semiconductor company?

We believe that significant innovation is needed across a broad spectrum of technologies to fuel the insatiable demand for enhanced user experiences in portable systems. For mobile computing, any slowdown in MIPS/W improvement will require a faster rate of improvement in the energy density (Wh/L) of battery technology. For cloud services, the cost of power delivery and cooling is a significant % of operating expenditures and needs to be reduced to sustain growth. In these applications, lack of semiconductor innovation will result in anemic improvement in MIPS/W$/ and will therefore impact the growth rate of mobile and cloud computing. This panel contains representatives from service and system providers and we will ask them if their future needs are likely to be met by current silicon roadmaps or if increased investment in semiconductor innovation is required.

Many of the semiconductor platforms for future systems will be delivered by Multi-National Corporations (MNCs). The panel contains CEOs from semiconductor MNCs and we will ask them if they are increasing their investment in innovation or if a strategy of acquisition is a sustainable innovation strategy going forward. It is possible that the VCs will have something to say on this matter.

Are funding sources (and incentives) in offshore markets shifting the focus of semiconductor innovation to nations like China, Brazil and Russia or regions like The Middle East? Are there pitfalls with this trend? Should Government do more to support small companies? If public-funded institutes and universities provide the research, must they fund the commercialization of this research into semiconductor products? Is the fabless semi model being displaced by the IP model? And many more unlisted questions that will be discussed in front of an ISSCC audience consisting of experts in the field, inventors, startups, researchers, young professionals and the students that will fuel the future of the industry. We believe that this issue being debated in our panel is serious, and affects everybody working in, or considering a career in the semiconductor industry. We therefore have extended our call for leadership to discuss these issues that will shape the future of the innovation landscape in our industry.

Panelists:

Nicky Lu, Etron, Hsinchu, Taiwan
Scott McGregor, Broadcom, Irvine, CA
T.J. Rodgers, Cypress Semiconductor, San Jose, CA
Simon Segars, ARM, Cambridge, United Kingdom
Luc Van den hove, imec, Heverlee, Belgium
Dado Banatao, Tallwood, Menlo Park, CA
John Doerr, KPCB, Menlo Park, CA
Andy Rappaport, August Capital, Menlo Park, CA
Nonvolatile Memory Solutions

Session Chair: Jin-Man Han, Samsung Electronics, Hwaseong, Korea
Associate Chair: Tadaaki Yamauchi, Renesas Electronics, Tokyo, Japan

19.1 A 128Gb MLC NAND-Flash Device Using 16nm Planar Cell
M. Helm\textsuperscript{1}, J-K. Park\textsuperscript{1}, A. Ghalam\textsuperscript{1}, J. Guo\textsuperscript{1}, C. W. Ha\textsuperscript{1}, C. Hu\textsuperscript{1}, H. Kim\textsuperscript{1}, K. Kavallipurupu\textsuperscript{1}, E. Lee\textsuperscript{1}, A. Mohammadzadeh\textsuperscript{1}, D. Nguyen\textsuperscript{1}, V. Patel\textsuperscript{1}, T. Pekny\textsuperscript{1}, B. Saiki\textsuperscript{1}, D. Song\textsuperscript{1}, J. Tsai\textsuperscript{1}, V. Viajedor\textsuperscript{1}, L. Vu\textsuperscript{1}, T. Wong\textsuperscript{1}, J. H. Yun\textsuperscript{1}, R. Ghodsii\textsuperscript{1}, A. D’Alessandro\textsuperscript{2}, D. Di Cicco\textsuperscript{2}, V. Moschiano\textsuperscript{2}
\textsuperscript{1}Micron, San Jose, CA; \textsuperscript{2}Micron, Avezzano, Italy

19.2 A 93.4mm\textsuperscript{2} 64Gb MLC NAND-Flash Memory with 16nm CMOS Technology
SK Hynix, Icheon, Korea

19.3 66.3KIOPS-Random-Read 690MB/s-Sequential-Read Universal Flash Storage Device Controller with Unified Memory Extension
K. Watanabe\textsuperscript{1}, K. Yoshii\textsuperscript{1}, N. Kondo\textsuperscript{1}, K. Maeda\textsuperscript{1}, T. Fujisawa\textsuperscript{1}, J. Watadatsumi\textsuperscript{2}, D. Miyashita\textsuperscript{2}, S. Kousa\textsuperscript{2}, Y. Unekawa\textsuperscript{2}, S. Fuji\textsuperscript{2}, T. Aoyama\textsuperscript{2}, T. Tamura\textsuperscript{2}, A. Kunimatsu\textsuperscript{2}, Y. Oowaki\textsuperscript{2}
\textsuperscript{1}Toshiba, Yokohama, Japan; \textsuperscript{2}Toshiba, Kawasaki, Japan

Break

19.4 Embedded 1Mb ReRAM in 28nm CMOS with 0.27-to-1V Read Using Swing-Sample-and-Couple Sense Amplifier and Self-Boost-Write-Termination Scheme
M-F. Chang\textsuperscript{1}, J-J. Wu\textsuperscript{1}, T-F. Chien\textsuperscript{1}, Y-C. Liu\textsuperscript{1}, T-C. Yang\textsuperscript{1}, W-C. Shen\textsuperscript{1}, Y-C. King\textsuperscript{1}, C-J. Lin\textsuperscript{1}, K-F. Lin\textsuperscript{2}, Y-D. Chih\textsuperscript{2}, S. Natarajan\textsuperscript{2}, J. Chang\textsuperscript{2}
\textsuperscript{1}National Tsing Hua University, Hsinchu, Taiwan; \textsuperscript{2}TSMC, Hsinchu, Taiwan

19.5 Three-Dimensional 128Gb MLC Vertical NAND Flash-Memory with 24-WL Stacked Layers and 50MB/s High-Speed Programming
Samsung Semiconductor, Hwasung, Korea

19.6 Hybrid Storage of ReRAM/TLC NAND Flash with RAID-5/6 for Cloud Data Centers
S. Tanakamaru\textsuperscript{1,2}, H. Yamazawa\textsuperscript{1}, T. Tokutomi\textsuperscript{1}, S. Ning\textsuperscript{1,2}, K. Takeuchi\textsuperscript{1}
\textsuperscript{1}Chuo University, Tokyo, Japan; \textsuperscript{2}University of Tokyo, Tokyo, Japan

19.7 A 16Gb ReRAM with 200MB/s Write and 1GB/s Read in 27nm Technology
R. Fackenthal\textsuperscript{1}, M. Kitagawa\textsuperscript{2}, W. Otsuka\textsuperscript{2}, K. Prall\textsuperscript{3}, D. Mills\textsuperscript{1}, K. Tsutsui\textsuperscript{1}, J. Javanifar\textsuperscript{1}, K. Tedrow\textsuperscript{1}, T. Tsushima\textsuperscript{2}, Y. Shibahara\textsuperscript{1}, G. Hush\textsuperscript{3}
\textsuperscript{1}Micron, Folsom, CA; \textsuperscript{2}Sony, Boise, ID; \textsuperscript{3}Micron, Boise, ID; \textsuperscript{4}Sony, Kanagawa, Japan

Conclusion
Wireless Systems

Session Chair: Iason Vassiliou, Broadcom, Alimos, Greece
Associate Chair: Myung-Woon Hwang, FCI, Sungnam, Korea

20.1 A 40nm CMOS Receiver for 60GHz Discrete-Carrier Indoor Localization Achieving mm-Precision at 4m Range
T. Redant, T. Ayhan, N. De Clercq, M. Verhelst, P. Reynaert, W. Dehaene
KU Leuven, Leuven, Belgium

20.2 A 16TX/16RX 60GHz 802.11ad Chipset with Single Coaxial Interface and Polarization Diversity
M. Boers1, I. Vassiliou2, S. Sarkar1, S. Nicolson1, E. Adabi1,
B. Afshar1, B. Perumana1, T. Chalvatizis2, S. Kavadias3, P. Sen1,
W. L. Chan1, A. Yu1, A. Parsa1, M. Nariman1, S. Yoon1, A. Grau Besoli1,
C. Kyriazidou2, G. Zochios2, N. Kocaman1, A. Garg1, H. Eberhart1,
P. Yang1, H. Xie1, H. J. Kim1, A. Tarighat1, D. Garrett1, A. Blanksby1,
M. K. Wong4, D. P. Thirupathi1, S. Mak1, R. Srinivasan1, A. Ibrahim1,
E. Sengul1, V. Roussel1, P-C. Huang1, T. Yeh1, M. Mese1, J. Castaneda1,
B. Ibrahim1, T. Sowlati1, M. Rofougaran1, A. Rofougaran1
1 Broadcom, Irvine, CA; 2 Broadcom, Alimos, Greece
3 Broadcom, San Diego, CA; 4 Broadcom, Sunnyvale, CA

20.3 A 64-QAM 60GHz CMOS Transceiver with 4-Channel Bonding
K. Okada, R. Minami, Y. Tsukui, S. Kawai, Y. Seo, S. Sato, S. Kondo,
T. Ueno, Y. Takeuchi, T. Yamaguchi, A. Musa, R. Wu, M. Miyahara,
A. Matsuzawa
Tokyo Institute of Technology, Tokyo, Japan

Break

20.4 A Fully Integrated Single-Chip 60GHz CMOS Transceiver with Scalable Power Consumption for Proximity Wireless Communication
S. Saigusa, T. Mitomo, H. Okuni, M. Hosoya, A. Sai, S. Kawai, T. Wang,
M. Furuta, K. Shiraishi, K. Ban, S. Horikawa, T. Tandai, R. Matsuo,
T. Tomizawa, H. Hoshino, J. Matsuno, Y. Tsutsumi, R. Tachibana,
O. Watanabe, T. Itakura
Toshiba, Kawasaki, Japan

20.5 A 40nm Dual-Band 3-Stream 802.11a/b/g/n/ac MIMO WLAN SoC with 1.1Gb/s Over-the-Air Throughput
M. He, R. Winoto, X. Gao, W. Loeb, D. Signoff, W. Lau, Y. Lu,
D. Cui, K-S. Lee, S-W. Tam, P. Godoy, Y. Chen, S. Joo, C. Hu,
A. A. Paramanandam, X. Wang, C-H. Lin, L. Lin
Marvell, Santa Clara, CA

20.6 A Blocker-Resilient Wideband Receiver with Low-Noise Active Two-Point Cancellation of >0dBm TX Leakage and TX Noise in RX Band for FDD/Co-Existence
J. Zhou, P. R. Kinget, H. Krishnaswamy,
Columbia University, New York, NY

20.7 A Multi-Band Inductor-Less SAW-Less 2G/3G-TD-SCDMA Cellular Receiver in 40nm CMOS
M-D. Tsai, C-F. Liao, C-Y. Wang, Y-B. Lee, B. Tzeng, G-K. Dehng
MediaTek, Hsinchu, Taiwan

20.8 A 20mW GSM/WCDMA Receiver with RF Channel Selection
J. W. Park, B. Razavi, University of California, Los Angeles, CA

Conclusion
21.1 A 1.7GHz MDLL-Based Fractional-N Frequency Synthesizer with 1.4ps RMS Integrated Jitter and 3mW Power Using a 1b TDC
Politecnico di Milano, Milan, Italy
8:30 AM

21.2 A 2.3GHz Fractional-N Dividerless Phase-Locked Loop with -112dBc/Hz In-Band Phase Noise
P-C. Huang, W-S. Chang, T-C. Lee
National Taiwan University, Taipei, Taiwan
9:00 AM

21.3 A 2GHz 130mW Direct-Digital Frequency Synthesizer with a Nonlinear DAC in 55nm CMOS
T. Yoo¹, Y-H. Jung¹, H. C. Yeoh¹,², Y. S. Kim¹, S-M. Kang², K-H. Baek¹
¹Chung-Ang University, Seoul, Korea
²Analog Devices, San Jose, CA
³KAIST, Daejeon, Korea
9:30 AM

Break
10:00 AM

21.4 A 42mW 230fs-Jitter Subsampling 60GHz PLL in 40nm CMOS
V. Szortyka¹,², Q. Shi², K. Raczkowski³, B. Parvais¹, M. Kuijk², P. Wambacq¹,²
¹imec, Heverlee, Belgium
²Vrije Universiteit Brussel, Brussels, Belgium
10:15 AM

21.5 A 3.24-to-8.45GHz Low-Phase-Noise Mode-Switching Oscillator
M. Taghivand¹,², K. Aggarwal¹, A. S. Y. Poon¹
¹Stanford University, Stanford, CA
²Qualcomm, San Jose, CA
10:45 AM

21.6 A 2.4-to-5.3GHz Dual-Core CMOS VCO with Concentric 8-Shaped Coils
L. Fanori¹,* , T. Mattsson², P. Andreani¹,²
¹Lund University, Lund, Sweden
*now with Marvell, Pavia, Italy
²Ericsson, Lund, Sweden
11:00 AM

21.7 A 1.8mW PLL-Free Channelized 2.4GHz ZigBee Receiver Utilizing Fixed-LO Temperature-Compensated FBAR Resonator
K. Wang¹, J. Koo¹, R. Ruby², B. Otis¹
¹University of Washington, Seattle, WA
²Avago Technologies, San Jose, CA
11:15 AM

21.8 A Pulling Mitigation Technique for Direct-Conversion Transmitters
A. Mirzaei, M. Mikhemar, H. Darabi
Broadcom, Irvine, CA
11:45 AM

Conclusion
12:15 PM
High-Speed Data Converters

Session Chair: Jieh-Tsorng Wu, National Chiao Tung University, Hsinchu, Taiwan
Associate Chair: Seung-Tak Ryu, KAIST, Daejeon, Korea

22.1 A 90GS/s 8b 667mW 64× Interleaved SAR ADC in 32nm Digital SOI CMOS
L. Kull1,2, T. Toifl1, M. Schmatz1, P. A. Francese1, C. Menolfi1, M. Braendli1, M. Kossel1, T. Morf1, T. M. Andersen1, Y. Leblebici1
1IBM Research, Rüschlikon, Switzerland
2EPFL, Lausanne, Switzerland
8:30 AM

22.2 A 69.5mW 20GS/s 6b Time-Interleaved ADC with Embedded Time-to-Digital Calibration in 32nm CMOS SOI
V. H-C. Chen, L. Pileggi
Carnegie Mellon University, Pittsburgh, PA
9:00 AM

22.3 A 20GHz-BW 6b 10GS/s 32mW Time-Interleaved SAR ADC with Master T&H in 28nm UTBB FDSOI Technology
S. Le Tual1, P. N. Singh2, C. Curis3, P. Dautriche3
1STMicroelectronics, Crolles, France
2STMicroelectronics, Greater Noida, India
3STMicroelectronics, Grenoble, France
9:30 AM

Break
10:00 AM

22.4 A 1GS/s 10b 18.9mW Time-Interleaved SAR ADC with Background Timing-Skew Calibration
S. Lee, A. P. Chandrakasan, H-S. Lee
Massachusetts Institute of Technology, Cambridge, MA
10:15 AM

22.5 A 1.62GS/s Time-Interleaved SAR ADC with Digital Background Mismatch Calibration Achieving Interleaving Spurs Below 70dBFS
N. Le Dortz1,2, J-P. Blanc1, T. Simon1, S. Verhaeren1, E. Rouat1, P. Urard1, S. Le Tual1, D. Goguet1, C. Lelandais-Perrault2, P. Benabes3
1STMicroelectronics, Crolles, France
2Supélec, Gif-sur-Yvette, France
10:45 AM

22.6 A 2.2GS/s 7b 27.4mW Time-Based Folding-Flash ADC with Resistively Averaged Voltage-to-Time Amplifiers
M. Miyahara, I. Mano, M. Nakayama, K. Okada, A. Matsuzawa
Tokyo Institute of Technology, Tokyo, Japan
11:15 AM

22.7 A 14b 4.6GS/s RF DAC in 0.18µm CMOS for Cable Head-End Systems
B. Brandt1, D. McMahill2, M. Wu1, P. Kalthoff3, A. Kuckreja4, G. Ostrem2
1Maxim Integrated, North Chelmsford, MA
2Maxim Integrated, Woodstock, GA
3Maxim Integrated, Colorado Springs, CO
4Maxim Integrated, Boulder, CO
11:45 AM

Conclusion
12:15 PM
23.1 A 0.15V-Input Energy-Harvesting Charge Pump with Switching Body Biasing and Adaptive Dead-Time for Efficiency Improvement J. Kim1,2, P. K. T. Mok1, C. Kim2

1Hong Kong University of Science and Technology, Hong Kong, China
2Korea University, Seoul, Korea

23.2 A 1.1nW Energy Harvesting System with 544pW Quiescent Power for Next-Generation Implants S. Bandyopadhyay1,*, P. P. Mercier1,2, A. C. Lysaght3, K. M. Stankovic4, A. P. Chandrakasan5

1Massachusetts Institute of Technology, Cambridge, MA
2University of California, San Diego, La Jolla, CA
3Massachusetts Eye and Ear Infirmary, Boston, MA
4Massachusetts General Hospital, Harvard Medical School, Boston, MA
*now at Texas Instruments, Dallas, TX


University of Michigan, Ann Arbor, MI

Break

23.4 Dual-Source Single-Inductor 0.18µm CMOS Charger-Supply with Nested Hysteretic and Adaptive On-Time PWM Control S. Kim, G. A. Rincón-Mora

Georgia Institute of Technology, Atlanta, GA


KAIST, Daejeon, Korea

23.6 A 43V 400mW-to-21W Global-Search-Based Photovoltaic Energy Harvester with 350µs Transient Time, 99.9% MPPT Efficiency, and 94% Power Efficiency S. Uprety, H. Lee

University of Texas, Dallas, Richardson, TX

23.7 Self-Powered 30µW-to-10mW Piezoelectric Energy-Harvesting System with 9.09ms/V Maximum Power Point Tracking Time M. Shim, J. Kim, J. Jung, C. Kim

Korea University, Seoul, Korea

23.8 A 34V Charge Pump in 65nm Bulk CMOS Technology Y. Ismail2, H. Lee3, S. Pamarti1, C-K. K. Yang3

1University of California, Los Angeles, CA
2SiTime, Sunnyvale, CA

Conclusion
24.1 A Miniaturized 64-Channel 225µW Wireless Electroocorticographic Neural Sensor
R. Muller1,2, H-P. Le1, W. Li1, P. Ledochowitsch1, S. Gambini2, T. Bjorninen2, A. Koralek1, J. M. Carmena1, M. M. Maharbiz1, E. Alon1, J. M. Rabaey1
1University of California, Berkeley, CA; 2University of Melbourne, Parkville, Australia

24.2 A Power-Efficient Switched-Capacitor Stimulating System for Electrical/Optical Deep-Brain Stimulation
H-M. Lee1, K-Y. Kwon2, W. Li2, M. Ghovanloo1
1Georgia Institute of Technology, Atlanta, GA; 2Michigan State University, East Lansing, MI

24.3 An Implantable 64nW ECG-Monitoring Mixed-Signal SoC for Arrhythmia Diagnosis
D. Jeon1, Y-P. Chen1, Y. Lee1, Y. Kim1, Z. Foo1, G. Kruger1, H. Ora1, O. Berenfeld1, Z. Zhang1, D. Blaauw1, D. Sylvester1
1University of Michigan, Ann Arbor, MI
2University of Michigan Health System, Ann Arbor, MI

Break

24.4 A 680nA Fully Integrated Implantable ECG-Acquisition IC with Analog Feature Extraction
L. Yan1, P. Harpe1, M. Osawa3, Y. Harada3, K. Tamiya3, C. van Hoof4, R. F. Yazicioglu1
1imec, Heverlee, Belgium; 2Eindhoven University of Technology, Eindhoven, The Netherlands; 3Olympus, Tokyo, Japan; 4KU Leuven, Leuven, Belgium

24.5 A 0.5V 1.27mW Nose-on-a-Chip for Rapid Diagnosis of Ventilator-Associated Pneumonia
1National Tsing Hua University, Hsinchu, Taiwan; 2Taipei Medical University, Taipei, Taiwan; 3National Chiao Tung University, Hsinchu, Taiwan

24.6 A CMOS Micro-Flow Cytometer for Magnetic Label Detection and Classification
P. Murali, I. Izyumin, D. Cohen, J-C. Chien, A. M. Niknejad, B. Boser
University of California, Berkeley, CA

24.7 A 60nV/√Hz 15-Channel Digital Active Electrode System for Portable Biopotential Signal Acquisition
J. Xu1,2, B. Busze1, H. Kim2, K. Makinwa2, C. van Hoof3, R. F. Yazicioglu1,3
1Holst Centre/imec, Eindhoven, The Netherlands; 2Delft University of Technology, Delft, The Netherlands; 3Holst Centre/imec, Leuven, Belgium

24.8 An Analog-Digital-Hybrid Single-Chip RX Beamformer with Non-Uniform Sampling for 2D-CMUT Ultrasound Imaging to Achieve Wide Dynamic Range of Delay and Small Chip Area
J-Y. Um1, E-W Song1, Y-J. Kim1, S-E. Cho1, M-K. Chae1, J. Song2, B. Kim2, S. Lee2, J. Bang2, Y. Kim2, K. Cho2, B. Kim1, J-Y. Sim1, H-J. Park1
1Pohang University of Science and Technology, Pohang, Korea; 2Samsung Advanced Institute of Technology, Yongin, Korea

Conclusion

41
25.1 A 3.2Gb/s/pin 8Gb 1.0V LPDDR4 SDRAM with Integrated ECC Engine for Sub-1V DRAM Core Operation
Samsung Electronics, Hwasung, Korea

25.2 A 1.2V 8Gb 8-Channel 128GB/s High-Bandwidth Memory (HBM) Stacked DRAM with Effective Microbump I/O Test Methods Using 29nm Process and TSV
SK Hynix, Icheon, Korea

25.3 A 1.35V 5.0Gb/s/pin GDDR5M with 5.4mW Standby Power and an Error-Adaptive Duty-Cycle Corrector
H-W. Lee1,2, J. Song3, S-A. Hyun3, S. Baek3, Y. Lim1, J. Lee1, M. Park1, H. Choi1, C. Choi1, J. Cha1, J. Kim1, H. Choi1, S. Kwack1, Y. Kang1, J. Kim1, J. Park1, J. Kim1, J. Cho1, C. Kim2, Y. Kim1, J. Lee1, B. Chung1, S. Hong1
1SK Hynix, Icheon, Korea
2Korea University, Seoul, Korea

Break
Energy-Efficient Dense Interconnect

Session Chair: SeongHwan Cho, KAIST, Daejeon, Korea
Associate Chair: Hisakatsu Yamaguchi, Fujitsu Laboratories, Kawasaki, Japan

26.1 A 130mW 20Gb/s Half-Duplex Serial Link in 28nm CMOS 3:15 PM
nVidia, Santa Clara, CA

26.2 A 205mW 32Gb/s 3-Tap FFE/6-Tap DFE Bidirectional Serial Link in 22nm CMOS 3:45 PM
1Intel, Hillsboro, OR
2Intel, Mapleton, UT

26.3 A Pin- and Power-Efficient Low-Latency 8-to-12Gb/s/wire 8b8w-Coded SerDes Link for High-Loss Channels in 40nm Technology 4:15 PM
1Kandou Bus, Lausanne, Switzerland
2Kandou Bus, Northampton, United Kingdom

26.4 A 25.6Gb/s Differential and DDR4/GDDR5 Dual-Mode Transmitter with Digital Clock Calibration in 22nm CMOS 4:45 PM
Intel, Hillsboro, OR
*now at University of British Columbia, Vancouver, BC, Canada

26.5 An 8-to-16Gb/s 0.65-to-1.05pJ/b 2-Tap Impedance-Modulated Voltage-Mode Transmitter with Fast Power-State Transitioning in 65nm CMOS 5:00 PM
Y-H. Song, H-W. Yang, H. Lf, P. Y. Chiang, S. Palermo
1Texas A&M University, College Station, TX
2Oregon State University, Corvallis, OR
3Fudan University, Shanghai, China

26.6 A 2.667Gb/s DDR3 Memory Interface with Asymmetric ODT on Wirebond Package and Single-Side-Mounted PCB 5:15 PM
S-P. Chen, C-C. Hung, Q-T. Chen, S-M. Chang, M-S. Liou, B-W. Hsieh, H-I. Huang, B. Liu, Y-B. Luo
MediaTek, Hsinchu, Taiwan

Conclusion 5:30 PM
Energy-Efficient Digital Circuits

Session Chair: Bing Sheu, TSMC, Hsinchu, Taiwan
Associate Chair: Marian Verhelst, KU Leuven, Heverlee, Belgium

27.1 A 460MHz at 397mV, 2.6GHz at 1.3V, 32b VLIW DSP, 1:30 PM
Embedding $F_{MAX}$ Tracking
R. Wilson1, E. Beigne2, P. Flatresse3, A. Valentin2, F. Abouzeid2, T. Benoist6, C. Bernard6, S. Bernard6, O. Billoint6, S. Clerc6, B. Giraud6, A. Grover1, J. Le Coz7, I. Miro Panades2, J-P. Noel1, B. Pelloux-Prayer7, P. Roche1, O. Thomas8, Y. Thonnart8, D. Turgis8, F. Clermidy8, P. Magarshack1
1STMicroelectronics, Crolles, France
2CEA-LETI - MINATEC, Grenoble, France

27.2 A 6mW 5K-Word Real-Time Speech Recognizer Using WFST Models
M. Price, J. Glass, A. P. Chandrakasan
Massachusetts Institute of Technology, Cambridge, MA

27.3 A 210mV 5MHz Variation-Resilient Near-Threshold JPEG Encoder in 40nm CMOS
N. Reynders, W. Dehaene
KU Leuven, Leuven, Belgium

Break 3:00 PM

27.4 A 0.75-Million-Point Fourier-Transform Chip for Frequency-Sparse Signals
O. Abari, E. Hamed, H. Hassanieh, A. Agarwal, D. Katabi, A. P. Chandrakasan, V. Stojanovic
Massachusetts Institute of Technology, Cambridge, MA

27.5 A Multi-Granularity FPGA with Hierarchical Interconnects for Efficient and Flexible Mobile Computing
C. C. Wang1, F-L. Yuan1, T-H. Yu2, D. Markovic2
1University of California, Los Angeles, CA
2Qualcomm, Irvine, CA

27.6 An 821MHz 7.9Gb/s 7.3pJ/b/iteration Charge-Recovery LDPC Decoder
T-C. Ou, Z. Zhang, M. C. Papaefthymiou
University of Michigan, Ann Arbor, MI

27.7 A Scalable 1.5-to-6Gb/s 6.2-to-38.1mW LDPC Decoder for 60GHz Wireless Networks in 28nm UTBB FDSOI
M. Weiner1, M. Blagojevic1,2,3, S. Skotnikov4, A. Burg4, P. Flatresse2, B. Nikolic2
1University of California, Berkeley, CA
2Institute Supérieur d’Électronique de Paris, Paris, France
3STMicroelectronics, Crolles, France
4EPFL, Lausanne, Switzerland

27.8 A Static Contention-Free Single-Phase-Clocked 24T Flip-Flop in 45nm for Low-Power Applications
Y. Kim, W. Jung, I. Lee, Q. Dong, M. Henry, D. Sylvester, D. Blaauw
University of Michigan, Ann Arbor, MI

Conclusion 5:15 PM
28.1 A Programmable 0.7-to-2.7GHz Direct ΔΣ Receiver in 40nm CMOS
M. Englund1, K. B. Östman1, O. Viitala1, M. Kaltiokallio1, K. Stadius1, K. Koli2, J. Ryynänen1
1Aalto University, Espoo, Finland
2Ericsson, Turku, Finland
1:30 PM

28.2 A 0.29mm² Frequency Synthesizer in 40nm CMOS with 0.19psrms Jitter and <-100dBc Reference Spur for 802.11ac
MediaTek, Hsinchu, Taiwan
2:00 PM

28.3 A Frequency-Defined Vernier Digital-to-Time Converter for Impulse Radar Systems in 65nm CMOS
National Tsing Hua University, Hsinchu, Taiwan
2:30 PM

Break
3:00 PM

SESSION 28
Wednesday February 12th, 1:30 PM

Mixed-Signal Techniques for Wireless
Session Chair: Shouhei Kousai, Toshiba, Kawasaki, Japan
Associate Chair: Jan van Sinderen, NXP Semiconductors, Eindhoven, The Netherlands

SESSION 29
Wednesday February 12th, 3:15 PM

Data Converters for Wireless Systems
Session Chair: Gerhard Mitteregger, Intel Mobile Communications, Taufkirchen, Germany
Associate Chair: Brian Brandt, Maxim Integrated, North Chelmsford, MA

29.1 A 5mW CT ΔΣ ADC with Embedded 2nd-Order Active Filter and VGA Achieving 82dB DR in 2MHz BW
R. Rajan, S. Pavan
IIT Madras, Chennai, India
3:15 PM

29.2 A 235mW CT 0-3 MASH ADC Achieving -167dBFS/Hz NSD with 53MHz BW
Y. Dong1, R. Schreier1, W. Yang2, S. Korrapati2, A. Sheikholeslami1,3
1Analog Devices, Toronto, ON, Canada
2Analog Devices, Wilmington, MA
3University of Toronto, Toronto, ON, Canada
3:45 PM

29.3 A 14b 1GS/s RF Sampling Pipelined ADC with Background Calibration
A. M. Ali1, H. Dinc1, P. Bhoraskar1, C. Dillon1, S. Puckett1, B. Gray1, C. Speir1, J. Lanford1, D. Jarman1, J. Brunsilious2, P. Derounian1, B. Jeffries1, U. Mehta1, M. McShea1, H-Y. Lee2
1Analog Devices, Greensboro, NC
2Analog Devices, San Diego, CA
3Analog Devices, Wilmington, MA
4:15 PM

Conclusion
4:45 PM
30.1 8-bit Thin-Film Microprocessor Using a Hybrid Oxide-Organic Complementary Technology with Inkjet-Printed PROM Memory
K. Myny, S. Smout, M. Rockelé, A. Bhoolokam, T. H. Ke, S. Steudel, K. Obata, M. Marinkovic, D-V. Pham, A. Hoppe, A. Gulati, F. Gonzalez Rodriguez, B. Cobb, G. H. Gelinck, J. Genoe, W. Dehaene, P. Heremans

1imec, Leuven, Belgium; 2KU Leuven, Leuven, Belgium; 3Panasonic, Osaka, Japan; 4Evonik Industries, Marl, Germany; 5Holst Centre/TNO, Eindhoven, The Netherlands

30.2 Digital PWM-Driven AMOLED Display on Flex Reducing Static Power Consumption
J. Genoe, K. Obata, M. Ameys, K. Myny, T. H. Ke, M. Nag, S. Steudel, S. Schols, J. Maas, A. Tripathi, J-L. van der Steen, T. Ellis, G. H. Gelinck, P. Heremans

1imec, Leuven, Belgium; 2KU Leuven, Leuven, Belgium

30.3 Organic-Transistor-Based 2kV ESD-Tolerant Flexible Wet Sensor Sheet for Biomedical Applications with Wireless Power and Data Transmission Using 13.56MHz Magnetic Resonance

1University of Tokyo, Tokyo, Japan; 2JST/ERATO, Tokyo, Japan

30.4 A 13.56MHz RFID Tag with Active Envelope Detection in an Organic Complementary TFT Technology
V. Fiore, E. Ragonese, S. Abdinia, S. Jacob, I. Chartier, R. Coppari, A. van Roermund, E. Cantatore, G. Palmisano

1University of Catania, Catania, Italy; 2STMicroelectronics, Catania, Italy; 3Eindhoven University of Technology, Eindhoven, The Netherlands; 4CEA-LITEN, Grenoble, France

30.5 A GaN 3 × 3 Matrix Converter Chipset with Drive-by-Microwave Technologies

1Panasonic, Osaka, Japan; 2Panasonic, Kyoto, Japan

30.6 An Electromagnetic Clip Connector for In-Vehicle LAN to Reduce Wire Harness Weight by 30%

Keio University, Yokohama, Japan

30.7 A 60Mb/s Wideband BCC Transceiver with 150pJ/b RX and 31pJ/b TX for Emerging Wearable Applications

1Institute of Microelectronics, Singapore, Singapore; 2National Cheng Kung University, Tainan, Taiwan

30.8 A 30GS/s Double-Switching Track-and-Hold Amplifier with 19dBm IIP3 in an InP BiCMOS Technology
T. D. Gathman, K. N. Madsen, J. C. Li, T. C. Oh, J. F. Buckwalter

1Qualcomm, San Diego, CA; 2University of California, San Diego, La Jolla, CA; 3Peregrine Semiconductor, San Diego, CA; 4HRL Laboratories, Malibu, CA

30.9 Normally-Off Computing with Crystalline InGaZnO-based FPGA

1Semiconductor Energy Laboratory, Kanagawa, Japan; 2University of Tokyo, Tokyo, Japan

30.10 A 1TOPS/W Analog Deep Machine-Learning Engine with Floating-Gate Storage in 0.13µm CMOS
J. Lu, S. Young, T. Are, J. Holleman, University of Tennessee, Knoxville, TN

Conclusion
An increasing number of circuits interface with the human body and other bio-sensors. They have to interface with living tissues, which change in impedance, with temperature, and with time. Very high input circuit impedances are required to avoid the extraction of current, causing drift and infection. High sensitivity and low noise are required as well.

This short course aims to describe the difficulties and technical solutions for such bio-interface circuits. Successful realizations are presented for different kinds of medical applications.

The Biomedical Electrode-Tissue Interface: A Simple Explanation of a Complex Subject

Eric McAdams, INAS, Lyon, France

Biomedical electrodes are used in various forms in a wide range of biomedical applications. Good electrode design is not as simple as is often assumed, and all electrode designs are not equal in performance. One must not simply choose an electrode with as conductive a sensing element as possible, which unfortunately, was and still is the case in many designs, especially in the emerging area of “wearable sensing”.

Monitoring bioelectrodes, if they are not chosen/designed correctly, give rise to significant problems that make biosignal analysis difficult, if not impossible. Both the electrode–electrolyte interface and the skin under the electrode (collectively known as the contact) give rise to potentials and impedances that can distort the measured biosignal. The potentials and impedances of the electrode–electrolyte interface and of the skin will therefore be studied in some depth using a simple yet effective model to give a sound working knowledge of biomedical electrode technology and design.

About the presenter:
Prof. Eric McAdams is Head of the Medical Sensors Group within INL and works and teaches at INSA Lyon. Before that he was Head of the Medical Sensors Group at NIBEC, University of Ulster, and he co-founded and was a director of a successful spin-off company, Intelesens. Intelesens researches, designs, develops, and manufactures innovative, devices in pioneering areas such as wireless Vital Signs Monitoring. He is widely recognized as a leading specialist in the study and modeling of the electrical properties of materials and interfaces. He has successfully designed, developed, patented and commercialized a wide range of Biomedical Sensors and Electrodes.

Low-Power Interface Circuits for Bio-Potential and Physiological Signal Acquisition

Firat Yazicioglu, IMEC, Leuven, Belgium

With an increasing number of applications, smarter and smaller wearable/implantable biomedical devices have been one of the main drivers behind low-power analog IC design for sensor interfaces. In recent years, the adoption of wearable devices for wellness applications has boosted the need for such sensor interfaces making them even more interesting for the research community and industry.

This presentation focuses on the instrumentation amplifiers and readout circuits for the readout of different biomedical signal modalities. The course starts with minimum safety and performance requirements for different applications. Later, signal integrity problems are discussed and circuit and environmental noise sources are introduced. A large part of course is on the design of sensor interface circuits and instrumentation amplifiers for different signal modalities that are relevant for both wearable and implantable applications such as bio-potential, bio-impedance, and optical measurements. Finally, commercially available ICs in the field are introduced and future directions are discussed.

About the presenter:
Firat Yazicioglu received the Ph.D. degree in Electrical Eng. from Katholieke Universiteit Leuven in 2008. He is currently at IMEC, Belgium where he leads the “Biomedical Integrated Circuits” team focusing on Mixed Signal Integrated Circuit design for wearable and implantable bio-
medical applications. He has (co)authored over 70 publications and several patents in the field of IC design for biomedical applications. He has contributed/lead the development of several generations of integrated circuits for wearable and implantable healthcare applications, some of which are absorbed by the industry for commercialization. Dr. Yazicioglu serves on the technical program committees of ESSCIRC and ISSCC. He is the co-chair of BioCAS 2013.

Design Strategies for Wearable Sensor Interface Circuits - from Electrodes to Signal Processing

Jerald Yoo, Masdar Institute of Science and Technology, Abu Dhabi, United Arab Emirates

Wearable healthcare sensors provide attractive opportunities for the semiconductor sector. The target is to mitigate the impact of chronic diseases by providing continuous yet adequate low-noise monitoring and analysis of physiological signals. The wearable environment is challenging for circuit designers due to its unstable skin-electrode interface. Wet and dry electrodes have very different electrical characteristics that need to be addressed. Also, in a wearable environment, a trade-off between available resources and component performance (analog front-end and digital back-end) is crucial.

This short course covers the design strategies for bio-interface circuits for such wearable sensors. We first explore the difficulties, limitations and potential pitfalls in wearable interfaces, and strategies to overcome them. After that, system-level considerations for better key metrics such as energy efficiency are introduced. Several state-of-the-art instrumentation amplifiers that emphasize different parameters are also discussed. We then see how the signal analysis part impacts the analog interface circuit design. The talk concludes with interesting aspects and opportunities that lie ahead.

About the presenter:
Jerald Yoo received the Ph.D. degree in Electrical Engineering from the Korea Advanced Institute of Science and Technology (KAIST), Daejeon, Korea, in 2010. In May 2010, he joined the Faculty of Microsystems Engineering, Masdar Institute, Abu Dhabi, United Arab Emirates, where he is an Assistant Professor. Dr. Yoo developed low-energy Body Area Network (BAN) transceivers and wearable body sensor networks using Planar-Fashionable Circuit Board (P-FCB) for continuous health monitoring. His research focuses on low-energy circuit technology for wearable bio signal sensors, wireless power transmission, SoC design to system realization for wearable healthcare applications, and energy-efficient biomedical circuit techniques. He is an author of a book chapter in Biomedical CMOS ICs (Springer, 2010). Dr. Yoo is a co-recipient of the Asian Solid-State Circuits Conference (A-SSCC) Outstanding Design Awards in 2005.

System Architectures and Strategies for Bi-directional Interfacing of Circuits with Physiological Systems

Tim Denison, Medtronic, Minneapolis, MN

This talk presents state-of-the-art circuit techniques for bi-directionally interfacing to physiological systems with the goal of restoring function. To provide context for the design discussion, a general framework of sensors, classifiers, control policies and actuators is first covered. The circuit design constraints and implementations for each of these sub-blocks is then discussed, along with the relevant physiological principles that guide the overall design. Examples of how the sub-systems are integrated together with physiology are then drawn from cardiac, neural, and prosthetic system applications. To close the discussion, a commentary on potential future trends is given.

About the presenter:
Tim Denison is a Technical Fellow at Medtronic and Director of Core Technology in the Neuromodulation division, where he helps oversee the design of next generation neural interface and algorithm technologies for the treatment of chronic neurologic disease. In 2012, he was awarded membership to the Bakken Society, Medtronic’s highest technical and scientific honor. Tens of thousands of patients receive implantable circuits each year from systems Tim helped design. He received a Ph.D. in Electrical Engineering from MIT. He is also a graduate of Harvard Business School’s Program for Leadership Development. Tim’s extracurricular pursuits include serving as an Adjunct Assistant Professor at Brown University, teaching “smart” medical sensor design short courses at TU Delft, and chairing the IEEE EMBS society Twin Cities chapter.

SHORT COURSE Thursday February 13th, 8:00 AM
Silicon technology continues to shrink, allowing a greater density of devices per unit area. At the same time, process and chip variations increase, making it more difficult to build power-efficient, functional chips. We first review the physical issues that are driving such increasing variation. Then, we look at state-of-the-art approaches to adapt to this variation. Voltage management is a key element, both in innovative management circuits, as well as in integration across the hardware/software design stack for adaptive control of the system. Leveraging error tolerance, where available, is as critical as building new memories that can avoid or mitigate sensitivity to variation. Finally, innovative models to predict the effects of variations are critical to guiding choices in the design process.
Recent advances in microwave and mm-Wave applications targeting existing and upcoming safety, radar and communication systems will be presented. Speakers from university and major industry companies will highlight both system aspects as well as implementation aspects, including packaging and high-volume production testing. Topics include car-to-car / car-to-x communications, FMCW and pulse radar, MIMO and novel CMOS-based architectures. Silicon implementations for frequencies from 5GHz to 240GHz in SiGe and CMOS will be presented. Emphasis is placed on automotive 77-to-79GHz radar, which is the highest-volume existing mm-Wave application.

**Agenda**

<table>
<thead>
<tr>
<th>Time</th>
<th>Topic</th>
</tr>
</thead>
<tbody>
<tr>
<td>8:00</td>
<td>Breakfast</td>
</tr>
<tr>
<td>8:30</td>
<td>Introduction by Chair</td>
</tr>
<tr>
<td>8:40</td>
<td>Wireless Transceivers for Car2Car &amp; Car2X Systems and Applications</td>
</tr>
<tr>
<td></td>
<td>Marc Klaassen, BU Automotive - Car Entertainment Solutions, NXP</td>
</tr>
<tr>
<td></td>
<td>Semiconductors, Nijmegen, The Netherlands</td>
</tr>
<tr>
<td>9:25</td>
<td>Current and Future Application Requirements of mm-Wave Radar Sensors</td>
</tr>
<tr>
<td></td>
<td>Nilis Pohl, Fraunhofer FHR, Wachtberg, Germany</td>
</tr>
<tr>
<td>10:20</td>
<td>Break</td>
</tr>
<tr>
<td>10:35</td>
<td>Packaging Technologies and Production Test for Automotive Radar Front-End Products, Sergio Pacheco, Freescale Semiconductors, Phoenix, AZ</td>
</tr>
<tr>
<td>11:25</td>
<td>CMOS Realization of 24/26/77/79 GHz FMCW and Pulse Radars for Automotive Applications, Jri Lee, National Taiwan University, Taipei, Taiwan</td>
</tr>
<tr>
<td>12:15</td>
<td>Lunch</td>
</tr>
<tr>
<td>13:30</td>
<td>Applications and Implementations of Integrated Direct-Sampling Impulse Radar Systems, T.-S. Chu, National Tsing Hua University, Beijing, China</td>
</tr>
<tr>
<td>14:20</td>
<td>Millimeter-Wave MIMO Radar in CMOS for Vehicular Applications, Harish Krishnaswamy, Columbia University, New York, NY</td>
</tr>
<tr>
<td>15:10</td>
<td>Break</td>
</tr>
<tr>
<td>15:25</td>
<td>24GHz Versus 79GHz Automotive Radar Sensors, Applications and</td>
</tr>
<tr>
<td></td>
<td>Implementations, Sébastien Pruvost, STMicroelectronics, Crolles, France</td>
</tr>
<tr>
<td>16:15</td>
<td>Closing remarks by Chair</td>
</tr>
</tbody>
</table>
Sensor node systems are expected to be a major growth field for semiconductor markets, and will connect to the cloud in a future cyber physical world. Wireless sensor networks (WSN) face multiple challenges from system design to low-power electronics and energy sources. Ultra-low-power radios are key elements in such systems, putting high demand on energy efficiency in different modes of operation (active, wake-up and sleep). This forum presents system perspectives and practical design aspects in various energy-efficient and short-range radio circuits and systems, including an introduction to various applications and their requirements for RF and digital signal processing in WSN systems. The technologies range from RF to digital signal processing and algorithms to give comprehensive understanding of recent advances. The forum begins with two high-level design talks on low power radio SoCs. The following four talks present ultra-low-power transceivers for body-area networks, sensor nodes, and health-monitoring applications. The last two talks cover efficient power management and emerging compression methodologies.

### Agenda

<table>
<thead>
<tr>
<th>Time</th>
<th>Topic</th>
</tr>
</thead>
<tbody>
<tr>
<td>8:00</td>
<td>Breakfast</td>
</tr>
<tr>
<td>8:20</td>
<td>Introduction</td>
</tr>
<tr>
<td></td>
<td>Gangadhar Burra, Qualcomm-Atheros, San Jose, CA</td>
</tr>
<tr>
<td>8:30</td>
<td>Wireless Medical Device Communication: Performance Considerations, System Design, and Recent Innovations</td>
</tr>
<tr>
<td></td>
<td>Peter Bradley, Microsemi, Sydney, Australia</td>
</tr>
<tr>
<td>9:20</td>
<td>Low-Power Radio SoCs and Microsystems for Tiny-Battery-Operated Healthcare and Lifestyle Applications</td>
</tr>
<tr>
<td></td>
<td>Vincent Peiris, CSEM, Neuchatel, Switzerland</td>
</tr>
<tr>
<td>10:10</td>
<td>Break</td>
</tr>
<tr>
<td>10:35</td>
<td>Multistandard Transceiver and SoC Design for WBAN</td>
</tr>
<tr>
<td></td>
<td>Alan Wong, Toumaz Microsystems, Abingdon, United Kingdom</td>
</tr>
<tr>
<td>11:25</td>
<td>Wireless Communication for Cubic-mm Sensor Nodes</td>
</tr>
<tr>
<td></td>
<td>David D. Wentzloff, University of Michigan, Ann Arbor, MI</td>
</tr>
<tr>
<td>12:15</td>
<td>Lunch</td>
</tr>
<tr>
<td>13:20</td>
<td>CMOS Radios for Health Monitoring: Closing the Gap between Power and Performance</td>
</tr>
<tr>
<td></td>
<td>Jagdish Pandey, Qualcomm, San Diego, CA</td>
</tr>
<tr>
<td>14:10</td>
<td>Challenges in ULP Event-Driven Transceiver Design</td>
</tr>
<tr>
<td></td>
<td>Guido Dolmans, imec - Holst Centre, Eindhoven, The Netherlands</td>
</tr>
<tr>
<td>15:00</td>
<td>Break</td>
</tr>
<tr>
<td>15:20</td>
<td>Normally-Off Computing for Sensor-Net Applications</td>
</tr>
<tr>
<td></td>
<td>Hiroshi Nakamura, University of Tokyo, Tokyo, Japan</td>
</tr>
<tr>
<td>16:10</td>
<td>Mixed-Signal Processing for Low-Power WSN/BAN</td>
</tr>
<tr>
<td></td>
<td>Hyejung Kim, imec, Heverlee, Belgium</td>
</tr>
<tr>
<td>17:00</td>
<td>Closing Remarks (Chair)</td>
</tr>
</tbody>
</table>
System power consumption will drive the architecture of future computing systems. From cloud-connected smart phones to the first exaFLOP supercomputers, systems that are the best at managing and minimizing power consumption will hold a key competitive advantage. At the same time, wireline communication bandwidth requirements within these systems will continue to grow exponentially, driving per-lane data rates beyond 25Gb/s and aggregate bandwidth past 1Tb/s while demanding dramatically improved energy efficiency. The objective of this Forum is to provide an overview of ultra-efficient parallel and serial interfaces, advanced memory applications, dense and high-speed optical communication, and platform-driven wired I/O for mobile. The Forum begins with two talks describing how innovative packaging and form factors along with co-design of I/O circuits and interconnects can improve the power/performance tradeoff by more than an order of magnitude. The next two talks address how memory I/O is adapting to meet the aggressive bandwidth and power requirements for systems ranging from cell phones to supercomputers. The next talk explores how to design serial I/O specifically for mobile products, including low-power equalization and clocking and low-latency standby states. The following talk also focuses on energy-efficient clocking and equalization, but explores analog and digital design options for very high-speed link standards. The final two talks highlight recent advances in both discrete and integrated optical transceivers and the power, performance, density and cost benefits for optical in high-performance computing systems.

**Agenda**

<table>
<thead>
<tr>
<th>Time</th>
<th>Topic</th>
</tr>
</thead>
<tbody>
<tr>
<td>8:00</td>
<td>Breakfast</td>
</tr>
<tr>
<td>8:20</td>
<td>Introduction by Chair</td>
</tr>
<tr>
<td>8:30</td>
<td><strong>Advanced Packaging for Low-Power I/O</strong></td>
</tr>
<tr>
<td></td>
<td><em>Liam Madden, Xilinx, San Jose, CA</em></td>
</tr>
<tr>
<td>9:20</td>
<td><strong>Co-Designing Channel, Signal, and Circuits for High-Bandwidth Low-Power I/O</strong>, <em>John Poulton, NVIDIA, Durham, NC</em></td>
</tr>
<tr>
<td>10:10</td>
<td>Break (15 min)</td>
</tr>
<tr>
<td>10:35</td>
<td><strong>Low-Power Memory for Mobile</strong>, <em>Hyun-Woo Lee, SK Hynix, Ichon, Korea</em></td>
</tr>
<tr>
<td>11:25</td>
<td><strong>Enabling the Next 10× Leap in Memory Bandwidth</strong></td>
</tr>
<tr>
<td></td>
<td><em>Feng Lin, Micron, Boise, ID</em></td>
</tr>
<tr>
<td>12:15</td>
<td>Lunch</td>
</tr>
<tr>
<td>13:20</td>
<td><strong>Ultra-Efficient Mobile I/O</strong>, <em>James Jaussi, Intel, Hillsboro, OR</em></td>
</tr>
<tr>
<td>14:10</td>
<td><strong>Low-Power Equalization and CDR for 10-to-28Gb/s SerDes</strong></td>
</tr>
<tr>
<td></td>
<td><em>Thomas Toifl, IBM, Ruschlikon, Switzerland</em></td>
</tr>
<tr>
<td>15:00</td>
<td>Break</td>
</tr>
<tr>
<td>15:20</td>
<td><strong>Energy-Efficient 25Gb/s Optical Transceivers</strong></td>
</tr>
<tr>
<td></td>
<td><em>Takashi Takemoto, Hitachi, Tokyo, Japan</em></td>
</tr>
<tr>
<td>16:10</td>
<td><strong>Low-Power Si Photonics for Ultra-Dense Optical I/O</strong></td>
</tr>
<tr>
<td></td>
<td><em>Brian Welch, Luxtera, Carlsbad, CA</em></td>
</tr>
<tr>
<td>17:00</td>
<td>Closing remarks by Chair</td>
</tr>
</tbody>
</table>
EXECUTIVE COMMITTEE

CONFERENCE CHAIR
Anantha Chandrakasan, Massachusetts Institute of Technology, Cambridge, MA

SECRETARY, PRESS COORDINATOR AND DATA TEAM CHAIR
Siva Narendra, Tyfone, Portland, OR

DIRECTOR OF FINANCE AND BOOK DISPLAY COORDINATOR
Bryant Griffin, Penfield, NY

PROGRAM CHAIR
Trudy Stetzler, Halliburton, Houston, TX

PROGRAM VICE CHAIR
Hoi-Jun Yoo, KAIST, Daejeon, Korea

STUDENT RESEARCH CHAIR AND UNIVERSITY RECEPTIONS
Jan van der Spiegel, University of Pennsylvania, Philadelphia, PA

DEMONSTRATION SESSION CO-CHAIR
Bill Bowhill, Intel, Hudson, MA

DEMONSTRATION SESSION CO-CHAIR
Uming Ko, MediaTek, Austin, TX

ITPC FAR EAST REGIONAL CHAIR
Kazutami Arimoto, Okayama Prefectural University, Okayama, Japan

ITPC FAR EAST REGIONAL VICE CHAIR
Jae-Youl Lee, Samsung, Yongin, Korea

ITPC FAR EAST REGIONAL SECRETARY
Tsung-Hsien Lin, National Taiwan University, Taipei, Taiwan

ITPC EUROPEAN REGIONAL CHAIR
Alison Burdett, Toumaz Microsystems, Abingdon, United Kingdom

ITPC EUROPEAN REGIONAL VICE CHAIR AND SECRETARY
Maurits Ortmanns, University of Ulm, Ulm Germany

ADCOM REPRESENTATIVE
Bryan Ackland, Stevens Institute of Technology, Old Bridge, NJ

DIRECTOR OF PUBLICATIONS AND PRESENTATIONS
Laura Fujino, University of Toronto, Toronto, Canada

DIRECTOR OF AUDIOVISUAL SERVICES
John Trnka, Rochester, MN

PRESS LIAISON AND AWARDS & RECOGNITION COMMITTEE (ARC) CHAIR
Kenneth C. Smith, University of Toronto, Toronto, Canada

FORUMS CHAIR
Bram Nauta, University of Twente, Enschede, The Netherlands

EDUCATIONAL EVENTS CHAIR
Ali Sheikholeslami, University of Toronto, Toronto, Canada

DIRECTOR OF OPERATIONS
Melissa Widerkehr, Widerkehr and Associates, Montgomery Village, MD

TECHNICAL EDITORS
Jason H. Anderson, University of Toronto, Toronto, Canada
Dustin Dunwell (Editor-at-Large), Kapik Integration, Toronto, Canada
Vincent Gaudet, University of Waterloo, Waterloo, Canada
Glenn Gulak (Editor-at-Large), University of Toronto, Toronto, Canada
James W. Haslett, University of Calgary, Calgary, Canada
Shahriar Mirabbasi, (Editor-at-Large) University of British Columbia, Vancouver, Canada
Kostas Pagiamtzis, Semtech, Gennum Products Group, Burlington, Canada
Kenneth C. Smith (Editor-at-Large), University of Toronto, Toronto, Canada

MULTI-MEDIA COORDINATOR
Dave Halupka, Kapik Integration, Toronto, Canada
ANALOG SUBCOMMITTEE

Chair: Axel Thomsen, Silicon Laboratories, Austin, TX
Anton Bakker, IDT, Morgan Hill, CA
Marco Berkhout, NXP Semiconductors, Nijmegen, The Netherlands
Minkyu Je, Institute of Microelectronics, A*STAR, Singapore
Xicheng Jiang, Broadcom, Irvine, CA
Wing Hung Ki, HKUST, Hong Kong, China
Kimmo Koli, Ericsson, Turku, Finland
Jae-Youl Lee, Samsung, Yongin, Korea
Tsung-Hsien Lin, National Taiwan University, Taipei, Taiwan
Saska Lindfors, Texas Instruments, Helsinki, Finland
Piero Malcovati, University of Pavia, Pavia, Italy
Makoto Nagata, Kobe University, Kobe, Japan
Tim Piessens, ICSense, Leuven, Belgium
Edgar Sanchez-Sinencio, Texas A&M University, College Station, TX
Christoph Sandner, Infineon Technologies Austria, Villach, Austria
Jafar Savoj, Xilinx, San Jose, CA
Ed (Adrianus JM) van Tuijl, University of Twente, Enschede, The Netherlands
Young-Jin Woo, Silicon Works, Daejon, Korea

DATA CONVERTERS SUBCOMMITTEE

Chair: Boris Murmann, Stanford University, Stanford, CA
Brian Brandt, Maxim Integrated Products, North Chelmsford, MA
Lucien Breen, NXP Semiconductors, Eindhoven, The Netherlands
Marco Corsi, Texas Instruments, Dallas, TX
Pieter Harpe, Eindhoven University of Technology, Eindhoven, The Netherlands
Tetsuya Iizuka, University of Tokyo, Tokyo, Japan
John Khoury, Texas Instruments, Dallas, TX
Stéphane Le Tual, STMicroelectronics, Crolles, France
Hae-Seung Lee, Massachusetts Institute of Technology, Cambridge, MA
Takahiro Mik, Renesas Electronics, Hyogo, Japan
Gerhard Mitterregger, Intel Mobile Communications Austria, St. Magdalern, Austria
Jan Mulder, Broadcom, Bunnik, The Netherlands
Ken Nishimura, Agilent, Santa Clara, CA
Maurits Ortmanns, University of Ulm, Ulm Germany
Shanthi Pavan, Indian Institute Of Technology, Chennai, India
Seung-Tak Ryu, KAIST, Daejeon, Korea
Richard Schreier, Analog Devices, Toronto, Canada
Jieh-Tsrong Wu, National Chiao-Tung University, Hsin-Chu, Taiwan

ENERGY-EFFICIENT DIGITAL SUBCOMMITTEE

Chair: Stephen Kosonocky, Advanced Micro Devices, Fort Collins, CO
Kazutami Arimoto, Okayama Prefectural University, Okayama, Japan
Wim Dehaene, KU Leuven, Leuven, Belgium
Vasantha Erraguntla, Intel Technology India, Bangalore, India
Takashi Hashimoto, Panasonic, Fukushima, Japan
Byeong-Gyu Nam, Chungnam National University, Daejeon, Korea
Yongha Park, Samsung, Yongin, Korea
Michael Polley, Texas Instruments, Dallas, TX
Bing Shau, TSMC, Hsinchu, Taiwan
Kees van Berkel, Ericsson, Eindhoven, The Netherlands
Marian Verheest, KU Leuven, Leuven, Belgium
Victor Zyuban, IBM T.J. Watson Research Center, Yorktown Heights, NY

HIGH-PERFORMANCE DIGITAL SUBCOMMITTEE

Chair: Stefan Rusu, Intel, Santa Clara, CA
Vivek De, Intel, Hillsboro, OR
Christopher Gonzalez, IBM, Yorktown Heights, NY
Hiroe Hayashi, Toshiba Corporation, Kawasaki, Japan
Anthony Hill, Texas Instruments, Dallas, TX
Alsuki Inoue, Fujitsu, Kawasaki, Japan
Tobias Noll, RWTH Aachen University, Aachen, Germany
Yasuhiro Shimazaki, Renesas, Tokyo, Japan
Luke (Jinuk) Shin, Oracle, Santa Clara, CA
Vladimir Stojanovic, Massachusetts Institute of Technology, Cambridge, MA
Kathy Wilcox, AMD, Boxborough, MA
Se-Hyun Yang, Samsung, Yongin, Korea
IMAGERS, MEMS, MEDICAL AND DISPLAYS SUBCOMMITTEE

Chair: Roland Thewes, TU Berlin, Berlin, Germany
Ralf Braderlow, Texas Instruments, Froising, Germany
Roman Genov, University of Toronto, Toronto, Canada
Maysam Ghovanloo, Georgia Institute of Technology, Atlanta, GA
Makoto Ikeda, University of Tokyo, Tokyo, Japan
Robert Johansson, OmniVision, Oslo, Norway
Sam Kavusi, Bosch Research and Technology Center, Palo Alto, CA
Tae-Chan Kim, Samsung, Yongin, Korea
Wentai Liu, UCLA, Los Angeles, CA
Young-Sun Na, LG Electronics, Seoul, Korea
Yoshiharu Nakajima, Japan Display, Kanagawa, Japan
Yusuke Oike, Sony, Kanagawa, Japan
Aaron Partridge, SiTime, Sunnyvale, CA
Michiel Pertljs, TU Delft, Delft, The Netherlands
Joseph Shor, Intel, Yakum, Israel
Yong Ping Xu, National University of Singapore, Singapore
Refet Firat Yazicioglu, IMEC, Leuven, Belgium

MEMORY SUBCOMMITTEE

Chair: Kevin Zhang, Intel, Hillsboro, OR
Jonathan Chang, TSMC, Hsinchu, Taiwan
Leland Chang, IBM T. J. Watson Research Center Yorktown Heights, NY
Sungdae Choi, SK hynix, Icheon-si, Korea
Michael Clinton, TSMC Technology, Austin, TX
Jin-Man Han, Samsung Electronics, Hwasung, Korea
Satoru Hanzawa, Hitachi, Tokyo, Japan
Uksong Kang, Samsung Electronics, Hwasung-si, Korea
Atsushi Kawasaki, Toshiba, Kawasaki, Japan
Chulwoo Kim, Korea University, Seoul, Korea
Hugh Mair, MediaTek, Fairview, Texas
James Sung, Etron Technology, Hsinchu, Taiwan
Daniele Vimercati, Micron Technology, Agrate, Italy
Tadaaki Yamawaki, Panasonic, Kyoto, Japan

RF SUBCOMMITTEE

Chair: Andreia Cathelin, STMicroelectronics, Crolles, France
Ehsan Afshari, Cornell University, Ithaca, NY
Brian Floyd, North Carolina State University, Raleigh, NC
Chih-Ming Hung, MStar Semiconductor, Taipei, Taiwan
Mike Keaveney, Analog Devices, Limerick, Ireland
Tae Wook Kim, Yonsei University, Seoul, Korea
Antonio Liscidini, University of Toronto, Toronto, Canada
Ahmad Mirzaei, Pennsylvania State University, University Park, PA
Borivoje Nikolic, University of California, Berkeley, CA
Brian Otis, University of Washington, Seattle, WA
Ulrich Pfeiffer, University of Wuppertal, Wuppertal, Germany
Jussi Rynanen, Aalto University, Espoo, Finland
Carlo Samori, Politecnico di Milano, Milano, Italy
Marc Tiekou, Infineon Technologies Austria, Villach, Austria
Piet Wambacq, imec, Heverlee, Belgium
Taiyo Yamawaki, Hitachi, Tokyo, Japan
Masoud Zargari, Qualcomm-Atheros, Irvine, CA
Jing-Hong Zhan, MediaTek, HsinChu, Taiwan

TECHNICAL DIRECTIONS SUBCOMMITTEE

Chair: Eugenio Cantatore, Eindhoven University of Technology, Eindhoven, The Netherlands
Alister Burdett, Youmaz Microsystems, Abingdon, United Kingdom
Eric Collinet, CEA-LETI, Grenoble, France
Jan Genoe, imec, Leuven, Belgium
Fu-Lung Hsieh, TSMC, Hsinchu, Taiwan
Ali Keshavarzi, Cypress, Los Altos, CA
Donghyun Kim, Samsung Techwin, Gyeong, Korea
Tadahiro Kuroda, Keio University, Yokohama, Japan
Shinichiro Mutoh, NTT, Atsugi, Japan
Masaitsu Nakajima, Panasonic, Kyoto, Japan
Chris Nicoll, Wave Semiconductor, Sunnyvale, CA
Koichi Nose, Renesas Electronics, Kawasaki, Japan
Pirooz Pavarandeh, Maxim Integrated Products, Sunnyvale, CA
Yogesh K. Ramadass, Texas Instruments, Dallas, TX
David Ruffieux, CSEM, Neuchatel, Switzerland
Alice Wang, MediaTek, Austin, TX
European Members (continued):

Joseph Shor, Intel, Yakum, Israel
David Stoppa, Fondazione Bruno Kessler, Trento, Italy
Roland Thewes, TU Berlin, Berlin, Germany
Marc Tiebout, Infinion Technologies, Villach, Austria
Kees van Berkel, Ericsson, Eindhoven, The Netherlands
Jan Van Sinderen, NXP Semiconductors, Eindhoven, The Netherlands
Ed van Tuil, University of Twente, Enschede, The Netherlands
Jason Vassiliou, Broadcom, Alimos, Greece
Marian Verhelst, KU Leuven, Leuven, Belgium
Daniele Vimercati, Micron Technology, Atrate, Italy
Piet Wambacq, imec, Heverlee, Belgium
Refet Fırat Yazıcıoğlu, imec, Leuven, Belgium

FAR EAST REGIONAL COMMITTEE

ITPC FAR EAST REGIONAL CHAIR
Kazutami Arimoto, Okayama Prefectural University, Okayama, Japan

ITPC FAR EAST REGIONAL VICE-CHAIR
Jae-Youl Lee, Samsung, Yongin, Korea

ITPC FAR EAST REGIONAL SECRETARY
Tsung-Hsien Lin, National Taiwan University, Taipei, Taiwan
HOW TO REGISTER FOR ISSCC

Online: This is the fastest, most convenient way to register and will give you immediate email confirmation of your events. To register online (which requires a credit card), go to the ISSCC website at www.isscc.org and select the link to the registration website.

FAX, mail or email: Use the “2014 IEEE ISSCC Registration Form” which can be downloaded from the registration website. All payments must be made in U.S. Dollars, by credit card or check. Checks must be made payable to “ISSCC 2014”. It will take several days before you receive email confirmation when you register using the form. Registration forms received without full payment will not be processed until payment is received at YesEvents. Please read the descriptions and instructions on the back of the form carefully.

On site: The On-site Registration and Advance Registration Pickup Desks at ISSCC 2014 will be located in the Yerba Buena Ballroom Foyer at the San Francisco Marriott Marquis. All participants, except as noted below, should register or pick up their registration materials at these desks as soon as possible. Pre-registered Presenting Authors and pre-registered members of the ISSCC Program and Executive Committees must go to the Nob Hill Room, Ballroom level, to collect their conference materials.

REGISTRATION DESK HOURS:
Saturday, February 8     4:00 pm to 7:00 pm
Sunday, February 9     6:30 am to 8:30 pm
Monday, February 10     6:30 am to 3:00 pm
Tuesday, February 11    8:00 am to 3:00 pm
Wednesday, February 12  8:00 am to 3:00 pm
Thursday, February 13   7:00 am to 2:00 pm

Students must present their Student ID at the Registration Desk to receive the student rates. Those registering at the IEEE Member rate must provide their IEEE Membership number.

Deadlines: The deadline for registering at the Early Registration rates is 11:59 pm Pacific Time Friday January 10, 2014. After January 10th, and on or before 11:59 pm Pacific Time Monday January 20, 2014, registrations will be processed at the Late Registration rates. After January 20th, you must register on site at the on-site rates. You are urged to register early to obtain the lowest rates and ensure your participation in all aspects of ISSCC.

Cancellations/Adjustments/Substitutions: Prior to 11:59 pm Pacific Time Monday January 20, 2014, conference registration can be cancelled. Fees paid will be refunded (less a processing fee of $75). Registration category or credit card used can also be changed (for a processing fee of $35). Send an email to the registration contractor at ISSCCinfo@yesevents.com to cancel or make other adjustments. No refunds will be made after 11:59 pm Pacific Time January 20, 2014. Paid registrants who do not attend the conference will be sent all relevant conference materials. Transfer of registration to someone else is allowed with WRITTEN permission from the original registrant.

IEEE Membership Saves on ISSCC Registration
Take advantage of reduced ISSCC fees by using your IEEE membership number. If you’re an IEEE member and have forgotten your member number, simply phone IEEE at 1(800) 678-4333 and ask. IEEE membership staff will take about two minutes to look up your number for you. If you come to register on site without your membership card, you can phone IEEE then, too. Or you can request a membership number look-up by email. Use the online form at: www.ieee.org/about/help/member_support.html. If you’re not an IEEE member, consider joining before you register to save on your fees. Join online at www.ieee.org/join any time and you’ll receive your member number by email. If you join IEEE at the conference, you can also select a free Society membership. This offer is not available to existing IEEE members.

SSCS Membership – a Valuable Professional Resource for your Career Growth
Membership in the Solid-State Circuit Society offers you the chance to explore solutions within a global community of colleagues in our field. Membership extends to you the opportunity to grow and share your knowledge, hone your expertise, expand or specialize your network of colleagues, advance your career, and give back to the profession and your local community.
We invite you to join or renew today to participate in exclusive educational events, access to leading research and best practice literature, and start your own career legacy by mentoring students and young professionals entering our field. It all starts with becoming a member of the Solid-State Circuit Society where you can:

- Connect with your Peers – valuable networking opportunities through our world-class conferences, publication offerings, social media extensions, and interactive educational opportunities.
- Keep up with the latest trends and cutting-edge developments in our industry – through our electronic newsletters, member magazine “Solid-State Circuits Magazine”, and our award winning “Journal of Solid-State Circuits”.
- Access valuable career and educational tools - saving you both time and money with 24/7 access to our website and member-only professional development and educational material; Distinguished Lecturer Tours, Tutorials, and webinars by subject matter experts.
- Access publications and EBooks – discounted access to vast online document libraries of journals, standards, and conference papers offer you one-third of the world’s technical research to keep your knowledge current. New publications included in your SSCS membership are the RFIC Virtual Journal and the Journal on Exploratory Solid-State Computational Devices and Circuits, a new open access publication due for initial publication in mid 2014.

SSCS MEMBERSHIP SAVES EVEN MORE ON ISSCC REGISTRATION

This year, SSCS members will receive an exclusive benefit of a $40 discount on the registration fee for ISSCC in addition to the IEEE discount. Also, the SSCS will again reward our members with a $10 Starbucks gift card when they attend the Conference as an SSCS member in good standing.

Join or renew your membership with IEEE’s Solid-State Circuit Society today at sscs.ieee.org – you will not want to miss out on the opportunity and benefits your membership will provide now and throughout your career.

ITEMS INCLUDED IN REGISTRATION

Technical Sessions: Registration includes admission to all technical and evening sessions starting Sunday evening and continuing throughout Monday, Tuesday and Wednesday. ISSCC does not offer partial conference registrations.

Technical Book Display: Several technical publishers will have collections of professional books and textbooks for sale during the Conference. The Book Display will be open on Monday from Noon to 7:00 pm; on Tuesday from 10:00 am to 7:00 pm; and on Wednesday from 10:00 am to 3:00 pm.

Demonstration Sessions: Hardware demonstrations will support selected papers.

Author Interviews: Author Interviews will be held Monday, Tuesday and Wednesday evenings. Authors from each day’s papers will be available to discuss their work.

Social Hour: Social Hour refreshments will be available each evening starting at 5:15 pm.

University Events: Several universities are planning social events during the Conference. Check the University Events display at the conference for the list of universities, locations and times of these events.

ISSCC LED Flashlight: A convenient crank-powered LED flashlight will be given to all Conference registrants.

Publications: Conference registration includes:

- The Digest of Technical Papers in hard copy and by download. The Digest book will be distributed during registration hours beginning on Sunday at 10:00 am. If you do not want the Digest book (you still get the download), a registration credit of $10 is offered.

- Demonstrations Visuals: The visuals from all papers presented will be available by download.

- Demonstration Session Guidebook: A descriptive guide to the Demonstration Session will be available by download.

- Note: Instructions and an ID/password will be provided for access to all downloads. Downloads will be available both during the Conference and for a limited time afterwards.

OPTIONAL EVENTS

Educational Events: Many educational events are available at ISSCC 2014 for an additional fee. There are ten 90-minute Tutorials and two all-day Forums on Sunday. There are four
additional all-day Forums on Thursday as well as an all-day Short Course. All events include a course handout in color. The Forums and Short Course also include breakfast, lunch and break refreshments. See the schedule for details of the topics and times.

**Women’s Networking Event:** ISSCC will be offering a networking event for women in solid-state circuits on **Monday at 12:15 pm**. This luncheon is an opportunity to hear from an accomplished speaker, get to know other women in the profession and discuss a range of topics including leadership, work-life balance, and professional development. This event is open to women only at a discounted fee.

**OPTIONAL PUBLICATIONS**

**ISSCC 2014 Publications:** The following ISSCC 2014 publications can be purchased in advance or on site:

- **2014 ISSCC Download USB:** All of the downloads included in conference registration (mailed in March).
- **2014 Tutorials DVD:** All of the 90 minute Tutorials (mailed in May).
- **2014 Short Course DVD:** “Biomedical and Sensor Interface Circuits” (mailed in May).

Short Course and Tutorial DVDs contain audio and written English transcripts synchronized with the presentation visuals. In addition, the Short Course DVD contains a pdf file of the presentations suitable for printing, and pdf files of key reference material.

**Earlier ISSCC Publications:** Selected publications from earlier conferences can be purchased. There are several ways to purchase this material:

- **Items listed on the registration form** can be purchased with registration and picked up at the conference.
- **Visit the ISSCC Publications Desk.** This desk is located in the registration area and has the same hours as conference registration. With payment by cash, check or credit card, you can purchase materials at this desk. See the order form for titles and prices.
- **Visit the ISSCC website** at www.isscc.org and click on the link “SHOP ISSCC” where you can order online or download an order form to mail, email or fax. For a small shipping fee, this material will be sent to you immediately and you will not have to wait until you attend the Conference to get it.

**HOW TO MAKE HOTEL RESERVATIONS**

**Online:** ISSCC participants are urged to make their hotel reservations at the San Francisco Marriott Marquis online. Go to the conference website and click on the Hotel Reservation link. Conference room rates are **$235 for a single/double, $255 for a triple and $275 for a quad** (per night plus tax). In addition, ISSCC attendees booked in the ISSCC group receive **in-room Internet access for free**. All online reservations require the use of a credit card. Online reservations are confirmed immediately. You should print the page containing your confirmation number and reservation details and bring it with you when you travel to ISSCC.

**Telephone:** Call 877-622-3056 (US) or 415-896-1600 and ask for “Reservations.” When making your reservation, identify the group as ISSCC 2014 to get the group rate.

**Hotel Deadline:** Reservations must be received at the San Francisco Marriott Marquis no later than January 20, 2014 to obtain the special ISSCC rates. A limited number of rooms are available at these rates. **Once this limit is reached or after January 20th,** the group rates may no longer be available and reservations will be filled at the best available rate.

**Changes:** Before the hotel deadline, your reservation can be changed by calling the telephone numbers above. After the hotel deadline, call the Marriott Marquis at 415-896-1600 (ask for “Reservations”). Have your hotel confirmation number ready.

**IEEE NON-DISCRIMINATION POLICY**

IEEE is committed to the principle that all persons shall have equal access to programs, facilities, services, and employment without regard to personal characteristics not related to ability, performance, or qualifications as determined by IEEE policy and/or applicable laws.

**EVENT PHOTOGRAPHY**

Attendance at, or participation in, this conference constitutes consent to the use and distribution by IEEE of the attendee's image or voice for informational, publicity, promotional and/or reporting purposes in print or electronic communications media. Video recording by participants and other attendees during any portion of the conference is not allowed without special prior written permission of IEEE.
CONFERENCE INFORMATION

REFERENCE INFORMATION

TAKING PICTURES, VIDEOS OR AUDIO RECORDINGS DURING ANY OF THE SESSIONS IS NOT PERMITTED

Conference Website:  www.isscc.org

ISSCC Email:  ISSCC@ieee.org

Registration questions:  ISSCCinfo@yesevents.com

Hotel Information:  San Francisco Marriott Marquis
  Phone: 415-896-1600
  55 Fourth Street
  San Francisco, CA 94103

Press Information:  Kenneth C. Smith
  Phone: 416-418-3034
  University of Toronto
  Email: lcfujino@aol.com

Registration:  YesEvents
  Phone: 410-559-2200 or 800-937-8728
  Fax: 410-559-2217
  1700 Reisterstown Road #236
  Baltimore, MD 21208
  Email: issccinfo@yesevents.com

Hotel Transportation:  Visit the ISSCC website “Attendees” page for helpful travel links and to download a document with directions and pictures of how to get from the San Francisco Airport (SFO) to the Marriott Marquis. You can get a map and driving directions from the hotel website at www.marriott.com/hotels/travel/sfodt-san-francisco-marriott-marquis/

Next ISSCC Dates and Location:  ISSCC 2015 will be held on February 22-26, 2015 at the San Francisco Marriott Marquis Hotel.